

WAWAVESHARE	EPAPER SPECIFICATIONS	SPEC NO	
share awesome hardware	2.7" e-Paper (B)	REV NO	

# g/Rcrgt Display "Specifications



K Uj Yg\ UfY'9 `YWfcb]Wg

Waveshare Electronics Room 813, Dynamic World Building, Zhenhua Rd, Futian District, Shenzhen China

Website: www.waveshare.com



# **Revision History**

Rev.	Issued Date	Revised Contents
1.0	Sep.10.2015	Preliminary
1.1	Oct.15.2015	1. In part 6: Delete command 70h.
		1. In part 14: Add packing.
		2. In part 5-1): Modify pin out list.
1.2	Nov.03.2015	3. In part 7-5): Modify reference circuit.
		4. In part 8: Modify typical operating sequence.
		5. In part 11: Modify T=+40°C, RH=90% for 1000 hrs to T=+40°C, RH=80% for 240 hrs.

Ver 1.2 2 / 43



# TECHNICAL SPECIFICATION CONTENTS

NO.	ITEM	PAGE
-	Cover	1
-	Revision History	2
-	Contents	3
1	Application	4
2	Features	4
3	Mechanical Specifications	4
4	Mechanical Drawing of EPD module	5
5	Input/Output Terminals	6
6	Command Table	8
7	Electrical Characteristics	27
8	Typical Operating Sequence	33
9	Optical Characteristics	37
10	Handling, Safety and Environment Requirements	39
11	Reliability test	40
12	Point and line standard	42
13	Packing	43

Ver 1.2 3 / 43



### 1. Over View

The display is a TFT active matrix electrophoretic display, with interface and a reference system design. The 2.7° active area contains  $264 \times 176$  pixels, and has 1-bit white/black and 1-bit red full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.

### 2. Features

- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable
- Commercial temperature range
- Landscape, portrait mode
- Antiglare hard-coated front-surface
- Low current sleep mode
- On chip display RAM
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and source driving voltage
- I<sup>2</sup>C Signal Master Interface to read external temperature sensor
- Available in COG package IC thickness 280um


### 3. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	2.7	Inch	
Display Resolution	264(H) × 176(V)	Pixel	Dpi: 117
Active Area	57.288(H) × 38.192(V)	mm	
Pixel Pitch	$0.217 \times 0.217$	mm	
Pixel Configuration	Rectangle		
Outline Dimension	$70.42(H) \times 45.8(V) \times 0.98(D)$	mm	
Weight	$6.08 \pm 0.5$	g	

Ver 1.2 4 / 43



### 4. Mechanical Drawing of EPD module





### 5. Input/Output Terminals

### 5-1) Pin out List

Pin #	Type	Single	Description	Remark
1		NC	No connection and do not connect with other NC pins	Keep Open
2	О	GDR	This pin is N-MOS gate control	
3	P	RESE	Current Sense Input for the Control Loop	
4	P	VSLR	Negative source voltage for Red	
5	P	VSL	Negative source voltage	
6	О	TSCL	I <sup>2</sup> C clock for external temperature sensor	
7	I/O	TSDA	I <sup>2</sup> C data for external temperature sensor	
8	I	BS	Input interface setting	Note 5-5
9	О	BUSY_N	This pin indicates the driver status	Note 5-4
10	I	RST_N	Reset	Note 5-3
11	I	DC	Serial communication Command / Data input	Note 5-2
12	I	CSB	Serial communication chip Select	Note 5-1
13	I	SCL	Serial communication clock input	
14	I/O	SDA	Serial communication date input	
15	P	VDDIO	I/O voltage supply	
16	P	VDD	Digital/Analog power	
17	P	VSS	Digital ground	
18	P	VDD	Voltage input & output	
19	P	VOTP	OTP Program power	
20	P	VSH	Positive Source voltage	
21	P	VGH	Positive gate voltage	
22	P	VSHR	Positive Source voltage for Red	
23	P	VGL	Negative gate voltage	
24	О	VCOM	VCOM output	

Note 5-1: This pin (CSB) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CSB is pulled Low.

Note 5-2: This pin (DC) is Data/Command control pin connecting to the MCU. When the pin is pulled High, the data will be interpreted as data. When the pin is pulled Low, the data will be interpreted as command.

Ver 1.2 6 / 43



- Note 5-3: This pin (RST\_N) is reset signal input. The Reset is active Low.
- Note 5-4: This pin (BUSY\_N) is BUSY\_N state output pin. When BUSY\_N is Low the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put BUSY\_N pin Low when the driver IC is working such as:
  - Outputting display waveform; or
  - Programming with OTP
  - Communicating with digital temperature sensor
- Note 5-5: This pin (BS) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected. Please refer to below Table.

**Table: Bus interface selection** 

BS	MPU Interface
L	4-lines serial peripheral interface (SPI)
Н	3-lines serial peripheral interface (SPI) – 9 bits SPI

Ver 1.2 7 / 43

Default

05h

06h

03h

00h

26h

07h

A5h

10h

00h

11h

00h

12h

13h

00h

14h

00h

#: Valid Data



# **Product Specification**

1: Data

D2

D1

D3

D7~D0: -: Don't care

Registers

C/D: 0: Command

D5

D4

### 6. Command Table

1: Read cycle

W/R

C/D

D7

D6

0

0

#

0

0

0

#

0

0

0

#

0

#

0

0

#

#

0

0

#

0

0

0

#

0

#

0

0

#

#

#

0

1

#

1

1

1

#

#

0

0

#

#

#

0

0

0

#

0

0

0

#

0

#

1

1

#

#

#

1

1

0

#

0

0

0

#

#

0

1

#

#

1

0

0

#

0

1

1

#

0

#

1

0

#

#

#

1

1

0

#

1

0

1

#

0

#

BT PHA[7:0]

BT PHB[7:0]

BT\_PHC[5:0]

Data\_flag

W/R: 0: Write cycle

Command

6

7

8

9

10

11

12

13

Measure

(PMES)

Booster

Start (BTST)

Deep Sleep

Data Start

(DTM1)

(DRF)

Data

Start

Transmission 1

Data Stop(DSP)

Display Refresh

transmission

transmission 1(PDTM1)

2(DTM2) Partial 0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

start

Data

Soft

0

1

1

1

0

1

0

1

0

1

0

0

1

0

1

0

#

#

\_

0

1

0

#

0

#

0

0

#

0

#

0 0 0 0 0 0 0 0 00h0 0 Panel 1 ES[1],RES[0],LUT EN,BWR, UD,SHL, Setting(PSR) 0 # # # # # # # # 07h 1 SHD N,RST N 0 0 0 0 0 0 0 0 0 1 01h 0 # # 03h 1 VDS\_EN, VDG\_EN \_ 0 1 # # # VCOM HV,VGHL LV[1],VGHL LV[0] 20h Power setting 2 (PWR) 0 1 # # # # # VDH[5:0] 26h # # # 0 # # # 1 VDL[5:0] 26h 0 # 1 \_ # # # # # VDHR[5:0] 03h Power 3 0 0 0 0 0 0 0 0 0 02h 1 OFF(POF) 0 Power **OFF** 0 0 0 0 0 0 0 1 1 03h 4 Sequence 0 # # 00hT VDS OFF[1:0] 1 Setting (PFS) Power 5 0 0 0 0 0 0 0 1 0 0 04h ON(PON) Power ON

Ver 1.2 8 / 43



#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default
	Partial Data Start	0	0	0	0	0	1	0	1	0	1		15h
14	transmission2(PDTM2)	0	1	#	#	#	#	#	#	#	#		00h
	Partial Display Refresh	0	0	0	0	0	1	0	1	1	0		16h
15	(PDRF)	0	1	#	#	#	#	#	#	#	#		00h
16	LUT for VCOM(LUT1)	0	0	0	0	1	0	0	0	0	0		20h
17	White to white LUT (LUTWW)	0	0	0	0	1	0	0	0	0	1		21h
18	Black to white LUT (LUTBW/LUTR)	0	0	0	0	1	0	0	0	1	0		22h
19	White to Black LUT (LUTWB/LUTW)	0	0	0	0	1	0	0	0	1	1		23h
20	Black to Black LUT (LUTBB/LUTB)	0	0	0	0	1	0	0	1	0	0		24h
21	PLL control(PLL)	0	0	0	0	1	1	0	0	0	0		30h
21	TEL CONTION(TEL)	0	1	-	#	#	#	#	#	#	#	SEL_DIV[1:0], SEL_F[4:0]	3Ch
	T	0	0	0	1	0	0	0	0	0	0		40h
22	Temperature Sensor Command (TSC)	1	1	#	#	#	#	#	#	#	#	D[10:3]/TS[7:0]	00h
		1	1	#	#	#	-	-	-	-	-	D[2:0]/-	00h
23	Temperature Sensor	0	0	0	1	0	0	0	0	0	1		41h
23	Calibration (TSE)	0	1	#	-	-	-	#	#	#	#	TSE,TO[3:0]	00h
		0	0	0	1	0	0	0	0	1	0		42h
24	Temperature Sensor	0	1	#	#	#	#	#	#	#	#	WATTR[7:0]	00h
	Write (TSW)	0	1	#	#	#	#	#	#	#	#	WMSB[7:0]	00h
		0	1	#	#	#	#	#	#	#	#	WLSB[7:0]	00h
	Temperature Sensor	0	0	0	1	0	0	0	0	1	1		43h
25	Read (TSR)	1	1	#	#	#	#	#	#	#	#	RMSB[7:0]	00h
	(1219)	1	1	#	#	#	#	#	#	#	#	RLSB[7:0]	00h
26	Vcom and Data interval	0	0	0	1	0	1	0	0	0	0		50h
	setting (CDI)	0	1	#	#	#	#	#	#	#	#	VBD[1:0],DDX[1:0],CDI[3:0]	D7h
27	Low power Detection	0	0	0	1	0	1	0	0	0	1		51h
	(LPD)	1	1	-	-	-	-	-	-	-	LPD		-
28	TCON Setting (TCON)	0	0	0	1	1	0	0	0	0	0		60h
		0	1	#	#	#	#	#	#	#	#	S2G[3:0],G2S[3:0]	22h
		0	0	0	1	1	0	0	0	0	1		61h
	TCON resolution	0	1	-	-	-	-	-	-	-	#	HRES[8]	00h
29	(TRES)	0	1	#	#	#	#	#	#	#	-	HRES[7:1]	00h
	•	0	1	-	-	-	-	-	-	-	#	VRES[8]	00h
		0	1	#	#	#	#	#	#	#	#	VRES[7:0]	00h

Ver 1.2 9 / 43



#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default
		0	0	0	1	1	0	0	0	1	0	.0	62h
		0	1	_	_	_	-	-	-	-	#	S start[8]	00h
30	Source & gate start	0	1	#	#	#	#	#	#	#	#	S_start[7:0]	00h
	setting	0	1	-	-	-	#	-	-	-	#	gscan, G_start[8]	00h
		0	1	#	#	#	#	#	#	#	#	G_start[7:0]	00h
		0	0	0	1	1	1	0	0	0	1		71h
31	Get Status (FLG)	1	1	-	-	#	#	#	#	#	#	I <sup>2</sup> C_ERR,I <sup>2</sup> C_BUSY_N, Data_flag,	02h
												PON, POF, BUSY_N	
		0	0	1	0	0	0	0	0	0	0		80h
32	Auto Measure Vcom (AMV)	1	1	-	-	#	#	#	#	#	#	AMV[1:0],XON,AMVS,AMV,	10h
	v com (AM v)											AMVE	
22	Variation (VV)	0	0	1	0	0	0	0	0	0	1		81h
33	Vcom Value (VV)	0	1	-	#	#	#	#	#	#	#	VV[6:0]	00h
34	VCM_DC Setting	0	0	1	0	0	0	0	0	1	0		82h
34	register (VDCS)	0	1	-	#	#	#	#	#	#	#	VDCS[6:0]	00h
35	Program	0	0	1	0	1	0	0	0	0	0		A0h
33	Mode(PGM)	0	1	1	0	1	0	0	1	0	1		A5h
26	Active	0	0	1	0	1	0	0	0	0	1		A1h
36	Program(APG)												
37	Read OTP	0	0	1	0	1	0	0	0	1	0		A2h
3/	Data(ROTP)	1	1	#	#	#	#	#	#	#	#		-

Ver 1.2 10 / 43



### (1) Panel Setting (PSR) (Register: R00H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Setting the new of	0	0	0	0	0	0	0	0	0	0
Setting the panel	0	1	RES1	RES0	LUT_EN	BWR	UD	SHL	SHD_N	RST_N

RES[1:0]: Display resolution setting (source  $\times$  gate)

00b:  $320 \times 300$  (default)

01b: 300×200 10b: 296×160 11b: 296×128

LUT EN: LUT selection setting.

0: Using LUT from OTP. (default)

1: Using LUT from register.

BWR: Color selecting setting.

0: Pixel with B/W/Red. Run both LU1 and LU2. (default)

1: Pixel with B/W. Run LU1 only.

UD: Gate Scan Direction

0: Scan down First line to last: Gn→...→ G1 (default)

1: Scan up. (default) First line to last:  $G1 \rightarrow ... \rightarrow Gn$ 

SHL: Source shift direction

0: shift left. First data to last data:  $Sn \rightarrow ... \rightarrow S1$ 

1: shift right First data to last data: S1→... →Sn (default)

SHD\_N: Booster switch

0: Booster OFF, register data are kept, and SEG/BG/VCOM are kept floating.

1: Booster ON (default)

When SHD\_N become low, DC-DC will turn OFF. Register and SRAM data will keep until VDD OFF. SD output and VCOM will base on previous condition and keep floating.

RST N: Soft Reset

0: No effect.

1: Booster OFF, Register data are set to their default values, and SEG/BG/VCOM: 0V. (default)

When RST\_N become low, driver will reset. All register will reset to default value. Driver all function will disable. SD output and VCOM will base on previous condition and keep floating.

### (2) Power Setting Register (R01H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	0 0 1		1
	0	1	-	-	-	-	-	-	VDS_EN	VDG_EN
Selecting Internal/External	0	1	-	-	-	-	-	VCOM_HV	VGHL_LV	[1:0]
Power	0	1	-	-	VDH[5:0]					
	0	1	-	-	VDL[5:0]					
	0	1	-	-	VDHR[5:0]					

VDS EN: Source power selection

0: External source power from VDH/VDL pins

1: Internal DC/DC function for generate VDH/VDL

Ver 1.2 11 / 43



VDG\_EN: Gate power selection

0: External VDNS power from VGH/VGL pins. (VDNG\_EN open)

1: Internal DC/DC function for generate VGH/VGL.

VCOM\_HV: VCOM Voltage Level

0: VCOMH=VDH+VCOMDC, VCOML=VHL+VCOMDC

1: VCOML=VGH, VCOML=VGL

VGHL\_LV[1:0]: VGH / VGL Voltage Level selection.

VGHL_LV	VGHL voltage level
00(Default)	VGH=16V,VGL= -16V
01	VGH=15V,VGL= -15V
10	VGH=14V,VGL= -14V
11	VGH=13V,VGL= -13V

VDH[5:0]: Internal VDH power selection for B/W pixel.(Default value: 100110b)

VDH	VDH_V	VDH	VDH_V
000000	2.4V		
000001	2.6V	100110	10.0V
000010	2.8V	100111	10.2V
000011	3.0V	101000	10.4V
000100	3.2V	101001	10.6V
000101	3.4V	101010	10.8V
000110	3.6V	101011	11.0V
000111	3.8V	(others)	11.0V

VDL[5:0]: Internal VDL power selection for B/W pixel. (Default value: 100110b)

VDL	VDL_V	VDL	VDL_V
000000	-2.4V		
000001	-2.6V	100110	-10.0V
000010	-2.8V	100111	-10.2V
000011	-3.0V	101000	-10.4V
000100	-3.2V	101001	-10.6V
000101	-3.4V	101010	-10.8V
000110	-3.6V	101011	-11.0V
000111	-3.8V	(others)	-11.0V

VDHR[5:0]: Internal VDHR power selection for Red pixel. (Default value: 000011b)

VDHR	VDHR_V	VDHR	VDHR_V
000000	2.4V	•••	•••
000001	2.6V	100110	10.0V
000010	2.8V	100111	10.2V
000011	3.0V	101000	10.4V
000100	3.2V	101001	10.6V
000101	3.4V	101010	10.8V
000110	3.6V	101011	11.0V
000111	3.8V	(others)	11.0V

Ver 1.2 12 / 43



### (3) Power OFF (PWR) (R02H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Turning OFF the power	0	0	0	0	0	0	0	0	1	0

After the Power Off command, the driver will power off following the Power Off Sequence.

After the Power Off command, BUSY\_N signal will drop from high to low. When finish the power off sequence, BUSY\_N signal will rise from low to high.

This command will turn off charge pump, T-con, source driver, gate driver, VCOM, and temperature sensor, but register data and SRAM data will kept until VDD OFF.

Source Driver output and Vcom will base on previous condition, which may have 2 condition: 0V or floating.

### (4) Power OFF Sequence Setting (R03H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Setting Power OFF Sequence	0	0	0	0	0	0	0	0	1	1
	0	1	-	-	Vsh_off	[1:0]	Vsl_off[	1:0]	Vshr_of	f[1:0]

 Vshr\_off[1:0]:
 00: 5 ms (Default)
 01: 10 ms
 10: 20 ms
 11: 40 ms

 Vsl\_off[1:0]:
 00: 5 ms (Default)
 01: 10 ms
 10: 20 ms
 11: 40 ms

 Vsh off[1:0]:
 00: 5 ms (Default)
 01: 10 ms
 10: 20 ms
 11: 40 ms

### (5) Power ON (R04H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Turnning ON the Power	0	0	0	0	0	0	0	1	0	0

After the Power ON command, driver will power on based on the Power ON Sequence.

After Power On command, BUSY\_N signal will drop from high to low. When finishing the power off sequence, BUSY\_N signal will rise from low to high.

### (6) Power ON Measure (PMES) (R05H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	1	0	1

If user want to read temperature sensor or detect low power in power off mode, user has to send this command. After power on measure command, driver will switch on relevant commend with Low Power detection (R51H) and temperature measurement. (R40H).

### (7) Booster Soft Start (BTST) (R06H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	1	1	0
Starting data	0	1	BT_PHA7	BT_PHA6	BT_PHA5	BT_PHA4	BT_PHA3	BT_PHA2	BT_PHA1	BT_PHA0
transmission	0	1	BT_PHB7	BT_PHB6	BT_PHB5	BT_PHB4	BT_PHB3	BT_PHB2	BT_PHB1	BT_PHB0
	0	1	-	-	BT_PHC5	BT_PHC4	BT_PHC3	BT_PHC2	BT_PHC1	BT_PHC0

BTPHA[7:6]: Soft start period of phase A.

**00b: 10mS** 01b: 20mS 10b: 30mS 11b: 100mS

BTPHA[5:3]: Driving strength of phase A

000b: strength 1 001b: strength 2 **010b: strength 3** 011b: strength 4

100b: strength 5 101b: strength 6 110b: strength 7 111b: strength 8 (strongest)

BTPHA[2:0]: Minimum OFF time setting of GDR in phase B

Ver 1.2 13 / 43



 000b: 0.27uS
 001b: 0.34uS
 010b: 0.40uS
 011b: 0.54uS

 100b: 0.80uS
 101b: 1.54uS
 110b: 3.34uS
 111b: 6.58uS

BTPHB[7:6]: Soft start period of phase B.

**00b: 10mS** 01b: 20mS 10b: 30mS 11b: 100mS

BTPHB[5:3]: Driving strength of phase B

000b: strength 1 001b: strength 2 **010b: strength 3** 011b: strength 4

100b: strength 5 101b: strength 6 110b: strength 7 111b: strength 8 (strongest)

BTPHB[2:0]: Minimum OFF time setting of GDR in phase B

 000b: 0.27uS
 001b: 0.34uS
 010b: 0.40uS
 011b: 0.54uS

 100b: 0.80uS
 101b: 1.54uS
 110b: 3.34uS
 111b: 6.58uS

BTPHC[5:3]: Driving strength of phase C

000b: strength 1 001b: strength 2 **010b: strength 3** 011b: strength 4

100b: strength 5 101b: strength 6 110b: strength 7 111b: strength 8 (strongest)

BTPHC[2:0]: Minimum OFF time setting of GDR in phase C

 000b: 0.27uS
 001b: 0.34uS
 010b: 0.40uS
 011b: 0.54uS

 100b: 0.80uS
 101b: 1.54uS
 110b: 3.34uS
 111b: 6.58uS

### (8) Deep Sleep (DSLP) (R07H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Daan Claan	0	0	0	0	0	0	0	1	1	1
Deep Sleep	0	1	1	0	1	0	0	1	0	1

After this command is transmitted, the chip would enter the deep-sleep mode to save power.

The deep sleep mode would return to standby by hardware reset.

The only one parameter is a check code, the command would be executed if check code = 0xA5.

### (9) Data Start Transmission 1 (R10H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	1	0	0	0	0
Starting data	0	1	Pixel1	Pixel2	Pixel3	Pixel4	Pixel5	Pixel6	Pixel7	Pixel8
transmission	0	1								
	0	1	Pixel(n-7)	Pixel(n-6)	Pixel(n-5)	Pixel(n-4)	Pixel(n-3)	Pixel(n-2)	Pixel(n-1)	Pixel(n)

The register is indicates that user start to transmit data, then write to SRAM. While data transmission complete, user must send command

11H. Then chip will start to send data/VCOM for panel.

In B/W mode, this command writes "OLD" data to SRAM.

In B/W/Red mode, this command writes "B/W" data to SRAM.

### (10) Data stop (R11H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Chamina data tanan minaina	0	0	0	0	0	1	0	0	0	1
Stopping data transmission	1	1	data_flag	-	-	-	-	-	-	-

While finished the data transmitting, user must send this command to driver and read Data flag information.

Data flag: Data flag of receiving user data.

0: Driver didn't receive all the data.

Ver 1.2 14 / 43



1: Driver has already received all the one-frame data (DTM1 and DTM2).

After "Data Start" (10h) or "Data Stop" (11h) commands and when data\_flag=1, BUSY\_N signal will become "0" and the refreshing of panel starts. This command only actives when BUSY N = "1".

### (11) Display Refresh Command (R12H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Refreshing the display	0	0	0	0	0	1	0	0	1	0

After this command is issued, driver will refresh display (data/VCOM) according to SRAM data and LUT. After Display Refresh command, BUSY\_N signal will become "0".

This command only active when BUSY N = "1".

### (12) Data start transmission 2 register (R13H)

Action	W/	C/	D7	D6	D5	D4	D3	D2	D1	D0
Action	R	D	D/	Do	D3	DŦ	D3	DZ	Di	DU
Data start	0	0	0	0	0	1	0	0	1	0
Data start	0	1	Kpixel1	Kpixel2	Kpixel3	Kpixel4	Kpixel5	Kpixel6	Kpixel7	Kpixel8
transmissio	0	1								
n 2 (DTM2)	0	1	Kpixel(n-7	Kpixel(n-6	Kpixel(n-5	Kpixel(n-4	Kpixel(n-3	Kpixel(n-2	Kpixel(n-1	Kpixel(n
(DTMZ)	0	1	)	)	)	)	)	)	)	)

The register is indicates that user start to transmit data, then write to SRAM. While data transmission complete, user must send command 11H. Then chip will start to send data/VCOM for panel.

In B/W mode, this command writes "NEW" data to SRAM.

In B/W/Red mode, this command writes "RED" data to SRAM.

### (13) Partial Data Start transmission 1 register (R14h)

Action	W/	C/	D7	D6	D5	D4	D3	D2	D1	D0
Action	R	D	D/	D0	D3	D4	D3	D2	DI	D0
	0	0	0	0	0	1	0	1	0	0
	0	1	-	-	-	-	-	-	-	X[8]
	0	1	X[7]	X[6]	X[5]	X[4]	X[3]	0	0	0
			-	-	-	-	-	-	-	Y[8]
Partial Data	0	1	Y[7]	Y[6]	Y[5]	Y[4]	Y[3]	Y[2]	Y[1]	Y[0]
Start	0	1	-	-	-	-	-	-	-	W[8]
transmissio	0	1	W[7]	W[6]	W[5]	W[4]	W[3]	0	0	0
n 1			-	-	-	-	-	-	-	L[8]
	0	1	L[7]	L[6]	L[5]	L[4]	L[3]	L[2]	L[1]	L[0]
	0	1	Kpixel1	Kpixel2	Kpixel3	Kpixel4	Kpixel5	Kpixel6	Kpixel7	Kpixel8
	0	1								
	0	1	Kpixel(n-7	Kpixel(n-6	Kpixel(n-5	Kpixel(n-4	Kpixel(n-3	Kpixel(n-	Kpixel(n-1	Kpixel(n
	U	1	)	)	)	)	)	2	)	)


The command define as follows: The register is indicates that user start to transmit data, then write to SRAM. While data transmission complete, user must send command 11H. Then chip will start to send data/VCOM for panel.

In B/W mode, this command writes "OLD" data to SRAM.



In B/W/Red mode, this command writes "B/W" data to SRAM.

Partial update location and area



Note: X and W should be the multiple of 8.

(14) Partial Data Start transmission 2 register (R15h)


Action	W/ R	C/ D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	1	0	1	0	1
	0	1	-	-	-	-	-	-	-	X[8]
	0	1	X[7]	X[6]	X[5]	X[4]	X[3]	0	0	0
			-	-	-	-	-	-	-	Y[8]
D (11D)	0	1	Y[7]	Y[6]	Y[5]	Y[4]	Y[3]	Y[2]	Y[1]	Y[0]
Partial Data	0	1	-	-	-	-	-	-	-	W[8]
Start transmissio	0	1	W[7]	W[6]	W[5]	W[4]	W[3]	0	0	0
n 2			-	-	-	-	-	-	-	L[8]
11 2	0	1	L[7]	L[6]	L[5]	L[4]	L[3]	L[2]	L[1]	L[0]
	0	1	Kpixel1	Kpixel2	Kpixel3	Kpixel4	Kpixel5	Kpixel6	Kpixel7	Kpixel8
	0	1								
	0	1	Kpixel(n-7	Kpixel(n-6	Kpixel(n-5	Kpixel(n-4	Kpixel(n-3	Kpixel(n-	Kpixel(n-1	Kpixel(n
		1	)	)	)	)	)	2	)	)

The command define as follows: The register is indicates that user start to transmit data, then write to SRAM. While data transmission complete, user must send command 11H. Then chip will start to send data/VCOM for panel.

In B/W mode, this command writes "NEW" data to SRAM.

In B/W/Red mode, this command writes "RED" data to SRAM.

Partial update location and area



Note: X and W should be the multiple of 8.

Ver 1.2 16 / 43




### (15) Partial Display Refresh Command (R16h)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	1	0	1	1	0
	0	1	DFV_EN							X[8]
	0	1	X[7]	X[6]	X[5]	X[4]	X[3]	0	0	0
										Y[8]
Partial Display Refresh	0	1	Y[7]	Y[6]	Y[5]	Y[4]	Y[3]	Y[2]	Y1]	Y[0]
	0	1								W[8]
	0	1	W[7]	W[6]	W[5]	W[4]	W[3]	W[2]	W[1]	W[0]
										L[8]
	0	1	L[7]	L[6]	L[5]	L[4]	L[3]	L[2]	L[1]	L[0]

While user sent this command, driver will refresh display (data/VCOM) base on SRAM data and LUT.

Only the area (X,Y, W, L) would update, the others pixel output would follow VCOM LUT After display refresh command, BUSY\_N signal will become "0".



Note: X and W should be the multiple of 8.

DFV EN: data follow VCOM function on display area.

DFV\_EN=1: Only effective in B/W mode, if pixel from "New data" SRAM equal to "Old data" SRAM on display area, this pixel output would follow VCOM LUT.

DFV EN=0: Data doesn't follow VCOM LUT.

This command only active when BUSY N = "1".

### (16) VCOM LUT (LUTC) (R20H)

This command builds Look-up Table for VCOM

### (17) W2W LUT (LUTWW) (R21H)

This command builds Look-up Table for White-to-White.

### (18) B2W LUT (LUTBW/LUTR) (R22H)

This command builds Look-up Table for Black-to-White.

### (19) W2B LUT (LUTWB/LUTW) (R23H)

This command builds Look-up Table for White - to- Black.

### (20) B2B LUT (LUTBB / LUTB) (R24H)

This command builds Look-up Table for Black - to- Black.

Ver 1.2 17 / 43




### (21) PLL Control (R30H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Controlling DLI	0	0	0	0	1	1	0	0	0	0
Controlling PLL	0	1	-	SEL_D	IV[1:0]		S	SEL_F[4:0	]	

The command controls the PLL clock frequency. The PLL structure must support the following frame rates:

051 515 01		SEL_DIV	/[1:0]		051 515 01	SEL_DIV[1:0]				
SEL_F[5:0]	00	01	10	11	SEL_F[5:0]	00	01	10	11	
000000	156.25	78.13	39.06	12	100000	153.49	76.75	38.37		
000001	159.01	79.5	39.75	(4)	100001	150.74	75.37	37.68	-	
000010	161.76	80.88	40.44	20.22	100010	147.98	73.99	36.99		
000011	164.52	82.26	41.13	20.57	100011	145.22	72.61	36.31	-	
000100	167.28	83.64	41.82	20.91	100100	142.46	71.23	35.62	-	
000101	170.04	85.02	42.51	21.25	100101	139.71	69.85	34.93	-	
000110	172.79	86.4	43.2	21.6	100110	136.95	68.47	34.24		
000111	175.55	87.78	43.89	21.94	100111	134.19	67.1	33.55		
001000	178.31	89.15	44.58	22.29	101000	131.43	65.72	32.86		
001001	181.07	90.53	45.27	22.63	101001	128.68	64.34	32.17	-	
001010	183.82	91.91	45.96	22.98	101010	125.92	62.96	31.48		
001011	186.58	93.29	46.65	23.32	101011	123.16	61.58	30.79	-	
001100	189.34	94.67	47.33	23.67	101100	120.4	60.2	30.1	-	
001101	192.1	96.05	48.02	24.01	101101	117.65	58.82	29.41	-	
001110	194.85	97.43	48.71	24.36	101110	114.89	57.44	28.72	-	
001111	197.61	98.81	49.4	24.7	101111	112.13	56.07	28.03	-	
010000	-	100.18	50.09	25.05	110000	109.38	54.69	27.34		
010001	2	101.56	50.78	25.39	110001	106.62	53.31	26.65		
010010	-	102.94	51.47	25.74	110010	103.86	51.93	25.97	-	
010011	-	104.32	52.16	26.08	110011	101.1	50.55	25.28		
010100	-	105.7	52.85	26.42	110100	98.35	49.17	24.59	1.70	
010101	-	107.08	53.54	26.77	110101	95.59	47.79	23.9	120	
010110	-	108.46	54.23	27.11	110110	92.83	46.42	23.21	-	
010111	-	109.83	54.92	27.46	110111	90.07	45.04	22.52		
011000	-	111.21	55.61	27.8	111000	87.32	43.66	21.83	150	
011001	-	112.59	56.3	28.15	111001	84.56	42.28	21.14	123	
011010	-	113.97	56.99	28.49	111010	81.8	40.9	20.45		
011011	-	115.35	57.67	28.84	111011	79.04	39.52	-		
011100	-	116.73	58.36	29.18	111100	76.29	38.14		:=	
011101	-	118.11	59.05	29.53	111101	73.53	36.76	- 2		
011110	] = ]	119.49	59.74	29.87	111110	70.77	35.39	- 1	-	
011111	-	120.86	60.43	30.22	111111	68.01	34.01	14	-	



Ver 1.2 18 / 43



### (22) Temperature Sensor Calibration (R40H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	1	0	0	0	0	0	0
Sensing Temperature	1	1	D10	D9/TS6	D8/TS5	D7/TS4	D6/TS3	D5/TS2	D4/TS1	D3/TS0
	1	1	D2	D1	D0	-	-	-	-	-

This command reads the temperature sensed by the temperature sensor.

TS[7:0]: When TSE (R41h) is set to 0, this command reads internal temperature sensor value.

D[10:0]: When TSE (R41h) is set to 1, this command reads external LM75 temperature sensor value.

### (23) Temperature Sensor Calibration (R41H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Calibrata Tamananatana Sanaan	0	0	0	1	0	0	0	0	0	1
Calibrate Temperature Sensor	0	1	TSE	-	-		TO[3	3:0]		

This command selects Internal or External temperature sensor.

TSE: Internal temperature sensor switch

0: Enable (default) 1: Disable; using external sensor.

TO[3:0]: Temperature offset.

TO[3]: sign bit 0b: + 1b: -

TO[2:0]: offset value

TO[3:0]	Calculation	TO[3:0]	Calculation
0000 b	0	1000	-8
0001	1	1001	-7
0010	2	1010	-6
0110	6	1110	-2
0111	7	1111	-1

### (24) Temperature Sensor Write (TSW) (R42H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	0	1	0	0	0	0	1	0	
Write External Temperature	0	1				WATTE	R[7:0]				
Sensor	0	1		WMSB[7:0]							
	0	0				WLSB	[7:0]				

This command reads the temperature sensed by the temperature sensor.

WATTR: D[7:6]: I<sup>2</sup>C Write Byte Number

00b : 1 byte (head byte only)01b : 2 bytes (head byte + pointer)

10b : 3 bytes (head byte + pointer + 1st parameter)

11b: 4 bytes (head byte + pointer + 1st parameter + 2nd parameter)

D[5:3]: User-defined address bits (A2, A1, A0)

D[2:0]: Pointer setting

WMSB[7:0]: MSByte of write-data to external temperature sensor.

Ver 1.2 19 / 43



WLSB[7:0]: LSByte of write-data to external temperature sensor.

This command only actives after R04H(PON) or R05H(PMES).

### (25) Temperature Sensor Read (TSR) (R43H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Dood Festamal Tommonature	0	0	0	1	0	0	0	0	1	1	
Read External Temperature Sensor	1	1		RMSB[7:0]							
Selisoi	1	1				RLSB	[7:0]				

This command reads the temperature sensed by the temperature sensor.

RMSB[7:0]: MSByte read data from external temperature sensor.

RLSB[7:0]: LSByte read data from external temperature sensor.

This command only actives after R04H(PON) or R05H(PMES).

### (26) VCOM and Data Interval Setting (R50H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Set Interval between	0	0	0	1	0	1	0	0	0	0
Vcom and Data	0	1	VBD[1:0	0]	DDX[1:	0]	CDI[3:0	]		

This command indicates the interval of Vcom and data output. When setting the vertical back porch, the total blanking will be kept (20 Hsync).

VBD[1:0]: Border data selection

### B/W/Red mode (BWR=0)

DDX[0]	VBD[1:0]	LUT	DDX[0]	VBD[1:0]	LUT
	00	Floating		00	LUTB
0	01	LUTR	1 (Dafa14)	01	LUTW
U	10	LUTW	1(Default)	10	LUTR
	11	LUTB		11(default)	Floating

### B/W mode (BWR=1)

DDX[0]	VBD[1:0]	LUT	DDX[0]	VBD[1:0]	LUT	
	00	Floating		00	Floating	
0	01	LUTBW (1→0)	1(D : 6 - 10)	01	LUTWB (1→0)	
0	10	LUTWB (0→1)	1(Default)	10	LUTBW (0→1)	
	11	Floating		11	Floating	

### DDX[1:0]: Data polality.

DDX[1] for RED data, DDX[0] for BW data in the B/W/Red mode.

DDX[0] for B/W mode.

### B/W/Red mode (BWR=0)

DDX[1:0]	Data{Red, B/W}	LUT	DDX[1:0]	Data {Red, B/W}	LUT
	00	LUTW		00	LUTR
00	01	LUTB		01	LUTR
00	10	LUTR	10	10	LUTW
	11	LUTR		11	LUTB

Ver 1.2 20 / 43




	00	LUTB		00	LUTR
01(Default)	01	LUTW	11	01	LUTR
01(Default)	10	LUTR	11	10	LUTB
	11	LUTR		11	LUTW

### B/W mode (BWR=1)

DDX[0]	Data{New, Old}	LUT	DDX[0]	Data {New, Old}	LUT
	00	LUTWW (0→0)		00	LUTBB (0→0)
	01	LUTBW (1→0)	1/05 ( 10)	01	LUTWB (1→0)
0	10	LUTWB (0→1)	1(Default)	10	LUTBW (0→1)
	11	LUTBB (1→1)		11	LUTWW (1→1)

### CDI[3:0]: Vcom and data interval

CDI[3:0]	Vcom and Data Interval	CDI[3:0]	Vcom and Data Interval
0000 b	17 hsync	0110	11
0001	16	0111	10 (Default)
0010	15		
0011	14	1101	4
0100	13	1110	3
0101	12	1111	2



### (27) Low Power Detection (LPD) (R51H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
D	0	0	0	1	0	1	0	0	0	1
Detect Low Power	1	1	-	-	-	-	-	-	-	LPD

This command indicates the input power condition. Host can read this flag to learn the battery condition.

LPD: Interval Low Power Detection Flag

0: Low power input (VDD < 2.5V) 1: Normal status (default)

Ver 1.2 21 / 43



### (28) TCON Setting (TCON) (R60H)


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Cat Cata/Canna Nama and David	0	0	0	1	0	1	0	0	0	0
Set Gate/Source Non-overlap Period	0	1		S2G	[3:0]	•		G2S	[3:0]	·

This command defines non-overlap period of Gate and Source.

S2G[3:0] or G2S[3:0]: Source to Gate / Gate to Source Non-overlap period

S2G[3:0] or G2S[3:0]	Period	S2G[3:0] or G2S[3:0]	Period
0000Ь	4		•••
0001	8	1011	48
0010	12(Default)	1100	52
0011	16	1101	56
0100	20	1110	60
0101	24	1111	64

Period = 660 nS.



### (29) Resolution Setting (R61H)

(2) Resolution Setting	(110111)									
Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Cat Pirala Paralation	0	0	0	1	1	0	0	0	0	1
	0	1	-	-	-	-	-	-	-	HRES[8]
Set Display Resolution Action	0	1			Н	RES[7:	1]			-
Action	0	1	-	-	-	-	-	-	-	VRES[8]
(	0	1				VI	RES[7:0	]		

This command defines alternative resolution and this setting is of higher priority than the RES[1:0] in R00H (PSR).

HRES[8:1]: Horizontal Display Resolution

VRES[8:0]: Vertical Display Resolution

Channel disable calculation:

GD: First G active = G0; LAST active GD= first active +VRES [7:0] -1

SD: First active channel =S0; LAST active SD= first active +HRES [8:1]\*2-1

### (30) Source & gate start setting(R62H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	1	1	0	0	0	0	1
C	0	1	-	-	-	-	-	-	-	S_start[8]
Source & gate	0	1	S_start[7]	S_start[6]	S_start[5]	S_start[4]	S_star[3]	S_start[2]	S_start[1]	S_start[0]
start setting	0	1	-	-	-	gscan	-	-	-	G_start[8]
	0	1	G_start[7]	G_start[6]	G_start[5]	G_start[4]	G_start[3]	G_start[2]	G_start[1]	G_start[0]

Ver 1.2 22 / 43



1. S\_Start [8:0]: which source output line is the first date line

2. G\_Start[8:0]: which gate line is the first scan line

3. gscan: Gate scan select

0: Normal scan

1: Cascade type 2 scan

### (31) Get status (R71H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Dood Floor	0	0	0	1	1	1	0	0	0	1
Read Flags	1	1	-	-	I <sup>2</sup> C_ERR	I <sup>2</sup> C_BUSY_N	Data_flag	PON	POF	BUSY_N

This command reads the IC status.

I<sup>2</sup>C ERR: I<sup>2</sup>C master error status.

I<sup>2</sup>C BUSY N: I<sup>2</sup>C master BUSY N status (low active)

Data\_flag: Driver has already received all the one frame data.

PON: 0: Not in PON mode. 1: In PON mode.

POF: 0: Not in POF mode. 1: In POF mode.

BUSY\_N: Driver BUSY\_N status (low active)

### (32) Auto Measure Vcom (AMV) (R80H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Automotically measure Vacan	0	0	1	0	0	0	0	0	0	0
Automatically measure Vcom	0	1	-	-	AMV	T[1:0]	XON	AMVS	AMV	AMVE

This command reads the IC status.

AMVT[1:0]: Auto Measure Vcom Time

00b: 3s 01b: 5s (Default)

10b: 8s 11b: 10s

XON: All Gate ON of AMV

0: Gate normally scan during Auto Measure VCOM period. (default)

1: All Gate ON during Auto Measure VCOM period.

AMVS: Source output of AMV

0: Source output 0V during Auto Measure VCOM period. (default)

1: Source output VDHR during Auto Measure VCOM period.

AMV: Analog signal

0: Get Vcom value with the VV command (R81h) (default)

1: Get Vcom value in analog signal. (External analog to digital converter)

AMVE: Auto Measure Vcom Enable (Disable)

0: Auto measure VCOM disable (default)

1: Auto measure VCOM enable

### (33) Vcom Value (VV) (R81H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Automotically measure Mann	0	0	1	0	0 0 0 0 0 0 1			1		
Automatically measure Vcom	1	1	-			7	/V[6:0	)]		

Ver 1.2 23 / 43



This command gets the Vcom value.

VV[5:0]: Vcom Value Output

VV[5:0]	Vcom value
000 0000Ь	-0.10 V
000 0001b	-0.15 V
000 0010b	-0.20 V
:	:
100 1110b	-4.00 V

### (34) VCOM-DC Setting (R82H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Cat VCM, DC	0	0	1	0	0	0	0	0	1	0
Set VCM_DC	0	1	-				VDCS[6:0	)]		

This command sets VCOM\_DC value.

VDCS[5:0]: VCOM\_DC Setting

VDCS[6:0]	VCOM_DC Value
000 0000Ь	-0.1V(default)
000 0001b	-0.15V
000 0010b	-0.2v
100 1110b	-4.0v

### (35) Program Mode (PGM) (RA0H)

Action		W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Enter Pr	rogram	0	0	1	0	1	0	0	0	0	0
Mode		0	1	1	0	1	0	0	1	0	1

After this command is issued, the chip would enter the program mode.

The mode would return to standby by hardware reset.

The only one parameter is a check code, the command would be excuted if check code = 0xA5.

### (36) Active Program (APG) (RA1H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Active Program OTP	0	0	1	0	1	0	0	0	0	1

After this command is issued, the chip would enter the program mode.

Ver 1.2 24 / 43




(37) Read OTP Data (ROTP) (RA2H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0		
	0	0	1	0	1	0	0	0	1	0		
	1	1		Dummy								
	1	1	The data of address 0x000 in the OTP									
Read OTP data for check	1	1		The data of address 0x001 in the OTP								
	1	1										
1 The data of address (n-1) in the OTP												
	1	1	The data of address (n) in the OTP									

The command is used for reading the content of OTP for checking the data of programming.

The value of (n) is depending on the amount of programmed data, the max address = 0xFFF.



The sequence of programming OTP

Ver 1.2 25 / 43



### 7. Electrical Characteristics

## 7-1) Absolute maximum rating

Parameter	Symbol	Rating	Unit
Logic Supply Voltage	$V_{CI}$	-0.3 to +6.0	V
Logic Input Voltage	$V_{\rm IN}$	-0.3 to VCI +2.4	V
Operating Temp. range	$T_{OPR}$	0 to +40	$^{\circ}$
Storage Temp. range	$T_{STG}$	-25 to +60	$^{\circ}$

### 7-2) Panel DC Characteristics

The following specifications apply for: VSS = 0V, VCI = 3.3V, TA =  $25^{\circ}$ C


Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Single ground	$V_{SS}$	-	-	0	-	V
Logic Supply Voltage	VCI	-	2.3	3.3	3.6	V
High level input voltage	VIH	Digital input pins	0.7VCI	-	VCI	V
Low level input voltage	VIL	Digital input pins	0	-	0.3VCI	V
High level output voltage	VOH	Digital input pins , IOH= 400uA	VCI-0.4	-	-	V
Low level output voltage	VOL	Digital input pins , IOL= -400uA	GND	-	GND+0.4	V
Image update current	I <sub>UPDATE</sub>	-	-	TBD	TBD	mA
Standby panel current	Istandby	-	-	-	TBD	uA
Power panel (update)	P <sub>UPDATE</sub>	-	-	TBD	TBD	mW
Standby power panel	$P_{STBY}$	-	-	-	TBD	mW
Operating temperature	-	-	0	-	40	$^{\circ}$
Storage temperature	-	-	-25	-	60	$^{\circ}$
Image update Time at 25 ℃	-	-	-	TBD	TBD	Sec
Deep sleep mode current	I <sub>VCI</sub>	DC/DC off No clock No input load Ram data not retain	-	TBD	TBD	uA
Sleep mode current	I <sub>VCI</sub>	DC/DC off No clock No input load Ram data retain	-	TBD	TBD	uA

- The Typical power consumption is measured with following pattern transition: from horizontal 2 gray scale pattern to vertical 2 gray scale pattern. (Note 7-1)
- The standby power is the consumed power when the panel controller is in standby mode.
- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Good Display
- Vcom is recommended to be set in the range of assigned value  $\pm~0.1$ V.

Note 7-1: The Typical power consumption

Ver 1.2 26 / 43





### 7-3) Panel AC Characteristics

### 7-3-1) Oscillator frequency

The following specifications apply for : VSS = 0V, VCI = 3.3V,  $T_A$  = 25  $^{\circ}$ C

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Internal Oscillator frequency	Fosc	VCI=2.3 to 3.6V	-	1.625	-	MHz

### 7-3-2) MCU Interface

### 7-3-2-1) MCU Interface Selection

In this module, there are 4-wire SPI and 3-wire SPI that can communicate with MCU. The MCU interface mode can be set by hardware selection on BS pins. When it is "Low", 4-wire SPI is selected. When it is "High", 3-wire SPI (9 bits SPI) is selected.

Pin Name	Pin Name Data/Command Interface			in Name Data/Command Interface Control Signal				
Bus interface	D1	D0	CSB	DC	RST_N			
SPI4	SDA	SCL	CSB	DC	RST_N			
SPI3	SDA	SCL	CSB	L	RST_N			

Table 7-1: MCU interface assignment under different bus interface mode

Note 7-2: L is connected to VSS

Note 7-3: H is connected to VCI

Ver 1.2 27 / 43



### 7-3-2-2) MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, DC, CSB. In SPI mode, D0 acts as SCL, D1 acts as SDA.

Function	CSB	DC	SCL
Write Command	L	L	<b>†</b>
Write data	L	Н	<b>†</b>

Table 7-2: Control pins of 4-wire Serial Peripheral interface

Note 7-4: †stands for rising edge of signal

SDA is shifted into an 8-bit shift register in the order of D7, D6, ... D0. The data byte in the shift register is written to the Graphic Display Data RAM (RAM) or command register in the same clock. Under serial mode, only write operations are allowed.




Figure 7-1: Write procedure in 4-wire Serial Peripheral Interface mode

Ver 1.2 28 / 43



### 7-3-2-3) MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCL, serial data SDA and CSB.

In 3-wire SPI mode, D0 acts as SCL, D1 acts as SDA, The pin DC can be connected to an external ground.

The operation is similar to 4-wire serial interface while DC pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: DC bit, D7 to D0 bit. The DC bit (first bit of the sequential data) will determine the following data byte in shift register is written to the Display Data RAM (DC bit = 1) or the command register (DC bit = 0). Under serial mode, only write operations are allowed.

Function	CSB	DC	SCL
Write Command	L	Tie LOW	<b>†</b>
Write data	L	Tie LOW	<b>†</b>

Table 7-3: Control pins of 3-wire Serial Peripheral Interface

Note 7-5: ↑stands for rising edge of signal





Figure 7-2: Write procedure in 3-wire Serial Peripheral Interface mode


Ver 1.2 29 / 43



### 7-3-3) Timing Characteristics of Series Interface



3-wire Serial Interface - Write



3-wire Serial Interface - Read

Symbol	Signal	Parameter	Min	Тур	Max	Unit
tess		Chip Select Setup Time	60	-	-	ns
tcsh	CSB	Chip Select Hold Time	65	-	-	ns
tscc	CSB	Chip Select Setup Time	20	-	-	ns
tchw		Chip Select Setup Time	150	-	-	ns
tscycw		Serial clock cycle (write)	100	-	-	ns
tshw		SCL "H" pulse width (write)	35	-	-	ns
tslw	CCI	SCL"L" pulse width (write)	35	-	-	ns
tscycr	SCL	Serial clock cycle (Read)	150	-	-	ns
tshr		SCL "H" pulse width (Read)	60	-	-	ns
tslr		SCL "L" pulse width (Read)	60	-	-	ns
tsds	CD.	Data setup time	30	-	-	ns
tsdh	SDA	Data hold time	30	-	-	ns
tacc	(DIN)	Access time	10	-	-	ns
toh	(DOUT)	Output disable time	15	-	-	ns

Ver 1.2 30 / 43



### 7-4) Power Consumption

Parameter	Symbol	Conditions	TYP	Max	Unit	Remark
Panel power consumption during update	-	25℃	TBD	TBD	mW	-
Power consumption in standby mode	-	25℃	-	TBD	mW	-

### 7-5) Reference Circuit




Figure . 7-5 (1)

Ver 1.2 31 / 43






Figure . 7-5 (2)


Ver 1.2 32 / 43



### 8. Typical Operating Sequence

### 8-1) Normal Operation Flow


1. BWR mode & LUT from Register



Ver 1.2 33 / 43



### 2. BWR mode & LUT from OTP





Ver 1.2 34 / 43



### 8-2) Reference Program Code

1. BWR mode & LUT from register







Note1: Set border to floating.

Ver 1.2 35 / 43



### 2. BWR mode & LUT from OTP





Note1: Set border to floating.

Ver 1.2 36 / 43



### 9. Optical characteristics

### 9-1) Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25℃

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮРЕ	MAX	UNIT	Note
R	Reflectance	White	30	35	-	%	Note 9-1
	20 1			Pa-(ma pa) ( 1)			9-1
Gn	2Grey Level	-	-	DS+(WS-DS) xn (m-1)	-	L*	-
CR	Contrast Ratio	indoor	8		-	-	-
D = 12 = 11 C =		0°C 40°C		1000000 4:			Note
Panel's life		0℃~40℃		1000000 times			9-2
	Y YY 1.	Storage and		TT 1 4 41 124			
	Image Update	transportation		Update the white screen			
Panel				Suggest update once every			
	Update Time	Operation		24 hours or at least 10 days			
				to update again.			

WS: White state, DS: Dark state

Gray state from Dark to White: DS、WS

m: 2

Note 9-1: Luminance meter: Eye – One Pro Spectrophotometer


Note 9-2: Panel life will not guaranteed when work in temperature below 0 degree or above 40 degree. Each update interval time should be minimum at 180 seconds.

### 9-2) Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd)():

R1: white reflectance Rd: dark reflectance

CR = R1/Rd



Ver 1.2 37 / 43




### 9-3) Reflection Ratio

The reflection ratio is expressed as:

 $R = Reflectance \ Factor_{\ white\ board}\ \times\ (L_{\ center}\ /\ L_{\ white\ board})$ 

 $L_{center}$  is the luminance measured at center in a white area (R=G=B=1).  $L_{white \, board}$  is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.



### 9-4) Bi-stability

The Bi-stability standard as follows:

Bi-stability	Result				
241		AVG	MAX		
24 hours  Luminance drift	White state $\triangle L^*$	-	3		
Lummance dim	Black state △L*	-	3		

Ver 1.2 38 / 43



### 10. HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

### WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care.

Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

### **CAUTION**

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status				
Product specification	The data sheet contains final product specifications.			
** ***				

### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).

Stress above one or more of the limiting values may cause permanent damage to the device.

These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

	Product Environmental certification
RoHS	

Ver 1.2 39 / 43



# 11. Reliability test

	TEST	CONDITION	METHOD	REMARK
1	High-Temperatu re Operation	T =40°C, RH=35% for 240 hrs	When the experimental cycle finished, the EPD samples will be taken out from the high temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-2Bp.	When experiment finished, the EPD must meet electrical and optical performance standards.
2	Low-Temperatu re Operation	T = 0°C for 240 hrs	When the experimental cycle finished, the EPD samples will be taken out from the low temperature environmental chamber and set aside for a few minutes. As EPDs return room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-2Ab.	When experiment finished, the EPD must meet electrical and optical performance standards.
3	High-Temperatu re Storage	T = +60°C, RH=35% for 240 hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the high temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-2Bp.	When experiment finished, the EPD must meet electrical and optical performance standards.
4	Low-Temperatu re Storage	T = -25°C for 240 hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the low temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-2Ab.	When experiment finished, the EPD must meet electrical and optical performance standards.
5	High Temperature, High- Humidity Operation	T=+40°C, RH=80% for 240 hrs	When the experimental cycle finished, the EPD samples will be taken out from the environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-3CA.	When experiment finished, the EPD must meet electrical and optical performance standards.
6	High Temperature, High- Humidity Storage	T=+50°C, RH=80% for 240 hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-3CA.	When experiment finished, the EPD must meet electrical performance standards.
7	Temperature Cycle	[-25°C 30mins]→ [+60°C,RH=35% 30mins], 50cycles Test in white	1. Samples are put in the Temp & Humid. Environmental Chamber. Temperature cycle starts with -25°C, storage period 30 minutes. After 30 minutes, it needs 30min to let temperature rise to 60°C. After 30min, temperature	When experiment finished, the EPD must meet electrical and optical

Ver 1.2 40 / 43



		pattern	will be adjusted to 60°C,RH=35% and storage period	performance
			is 30 minutes. After 30 minutes, it needs 30min to let	standards.
			temperature rise to -25°C. One temperature cycle	
			(2hrs) is complete.	
			2. Temperature cycle repeats 70 times.	
			3. When 70 cycles finished, the samples will be taken out	
			from experiment chamber and set aside a few minutes.	
			As EPDs return to room temperature, tests will	
			observe the appearance, and test electrical and optical	
			performance based on standard # IEC 60068-2-14NB.	
8	UV exposure	765 W/m <sup>2</sup> for 168	Standard # IEC 60068-2-5 Sa	
0	Resistance	hrs,40°C	Standard # IEC 00008-2-3 Sa	
	Electrostatic	Machine		
9	9	model:+/- 250V,	Standard # IEC61000-4-2	
	discharge	0Ω, 200pF		
		1.04G,Frequency:		
	Package	10~500Hz		
10	Vibration	Direction : X,Y,Z	Full packed for shipment	
	Violation	Duration:1hours		
		in each direction		
		Drop from height		
		of 122 cm on		
		Concrete surface		
11	Package Drop	Drop sequence:1	Full packed for shipment	
11	Impact	corner, 3edges,	Tun packed for simplificit	
		6face		
		One drop for		
		each.		

Actual EMC level to be measured on customer application.

Note: (1) The protective film must be removed before temperature test.

- (2) In order to make sure the display module can provide the best display quality, the update should be made after putting the display module in stable temperature environment for 15 mins.
- (3) There's temperature vs display quality limitation in our display module, we guarantee 1pixel display quality from  $5^{\circ}\text{C} \sim 30^{\circ}\text{C}$ , and 2 pixel display quality for  $0^{\circ}\text{C} \sim 5^{\circ}\text{C}$  &  $30^{\circ}\text{C} \sim 40^{\circ}\text{C}$ .

Ver 1.2 41 / 43



### 12. Point and line standard

### **Shipment Inseption Standard**

Part-A: Active area Part-B: Border area

Equipment: Electrical test fixture, Point gauge

Outline dimension:

 $64.0(H)\times42.9(V)\times1.18(D)$  Unit: mm

	Temperature	Humidity	Illuminar	nce	Distance	Time	Angle
Environment		55±	1200~		Distance	Time	Tiligic
	23±2℃	5%RH	1500Lu		300 mm	35 Sec	
Name	Causes		Spot	size		Part-A	Part-B
	B/W spot in glass or		D ≤ 0	).25mm		Ignore	
Spot	protection sheet,		0.25mm <	$D \leqslant$	0.4mm	4	Ignore
	foreign mat. Pin hole		0.4mm	< D		0	
	Scratch on glass or	Length			Width	Part-A	
Scratch or line defect	Scratch on FPL or	L ≤2.0mm		V	<i>V</i> ≤0.2 mm	0.2 mm Ignore	
Scratch of time defect	Particle is Protection	2.0 mm < L≤ 5.0mm		0.2 m	m <w≤ 0.3mm<="" td=""><td>2</td><td>Ignore</td></w≤>	2	Ignore
	sheet.	5.0 mm < L		C	).3mm < W	0	
		D1, D2 ≤ 0.2 mm			Ignore		
Air bubble	Air bubble	0.2 mm < D1,D2 ≤ 0.35mm		4	Ignore		
		0.35mm < D1, D2			0		
Side Fragment		× × × × × × × × × × × × × × × × × × ×					
	X≤5mm, Y≤1mm & display is ok, Ignore						

Remarks: Spot define: That only can be seen under WS or DS defects.


Any defect which is visible under gray pattern or transition process but invisible under black and white is disregarded.

Here is definition of the "Spot" and "Scratch or line defect".

Spot: W > 1/4L Scratch or line defect: W  $\leq 1/4L$ 

Definition for L/W and D (major axis)

FPC bonding area pad doesn't allowed visual inspection.




Note: AQL = 0.

Ver 1.2 42 / 43



### 13. Packing



Ver 1.2 43 / 43