

#### 2 Channel Digital Isolator

#### **DESCRIPTION**

The CDIS 18012x15411x is a 2 channel digital isolator series that provides capacitive isolation between the primary and secondary sides of the device.

The digital isolator requires two supplies, one for the primary side and one for the secondary side.

The CDIS digital isolator ensures fast time to market and low development costs.

The digital isolator is available in an SOIC-8NB package (4.9 x 3.9 x 1.5)mm.


# TYPICAL APPLICATIONS


- Communication bus isolation
- Motor control
- Battery management systems
- Solar inverters
- Test and measurement systems
- Programmable logic controller (PLC) interfaces

#### TYPICAL CIRCUIT DIAGRAM

#### **FEATURES**

- Available channel configurations: 2/0 and 1/1
- Default channel output status: high or low
- Low propagation delay: 12ns typ.
- Input voltage range: 2.375V to 5.5V
- Data rate up to 150Mbps
- CMTI: ±150kV/µs typ.
- Isolation: 3.75kV<sub>RMS</sub> for 60s
- Ambient temperature range: -40°C to 125°C
- RoHS and REACh compliant
- UL1577 certified
- IEC 60747-17 pending





## **Digital Isolator**

**WPME-CDIS** - Capacitive Digital Isolator Standard



### **CONTENTS**

1	PINOUT	4
2	ORDERING INFORMATION	5
3	SALES INFORMATION	5
4	ABSOLUTE MAXIMUM RATINGS	6
5	OPERATING CONDITIONS	6
6	ELECTRICAL SPECIFICATIONS	7
7	ISOLATION SPECIFICATIONS	10
8	APPROVALS	11
9	RoHS, REACh	11
	PACKAGE SPECIFICATIONS	
11	NOTES	11
12	ISOLATION VOLTAGE	12
-	12.1 Isolation Voltage Testing	12
	12.2 Dielectric Test Setup (High Pot Test)	12 12
13	13.1 DC Performance Curves  13.1.1 Quiescent Current vs. Ambient Temperature  13.1.2 Propagation Delay vs. Ambient Temperature  13.1.3 Supply Current vs. Ambient Temperature	13 13 14 15 18 19
14	TRUTH TABLE	20
15	I/O DESCRIPTION	21
16	TEST SCHEMATICS	22
17	BLOCK DIAGRAM	23
18	CIRCUIT DESCRIPTION	23
19	PROTECTION FEATURES	
20	TYPICAL APPLICATION	24
21	HANDLING RECOMMENDATIONS	
22	PHYSICAL DIMENSIONS	26
	22.1 Component	27
22	22.3 Packaging	
<b>4</b> 5	DOCUMENT HISTORY	σU

## **Digital Isolator**


**WPME-CDIS** - Capacitive Digital Isolator Standard



24 LIST OF FIGURES	31
25 LIST OF TABLES	32
26 CAUTIONS AND WARNINGS	33
27 IMPORTANT NOTES	3/



#### 1 PINOUT



18012015411(H/L)

18012115411(H/L)

Figure 1: Pinout.

Table 1: Marking description.

MARKING	DESCRIPTION
WE	Würth Elektronik eiSos GmbH & Co. KG
YYWW	Year and calendar week
12x15411x	Order code




Figure 2: Marking.

Table 2: Pin description.

SYMBOL	NUMBER	TYPE	DESCRIPTION	
VCC1	1	Power	Primary side supply pin.	
INA/OUTA	2	1/0	Digital input/output A.	
INB	3	1/0	Digital input B.	
GND1	4	Power	Primary side ground connection.	
GND2	5	Power	Secondary side ground connection.	
OUTB	6	1/0	Digital output B.	
INA/OUTA	7	1/0	Digital input/output A.	
VCC2	8	Power	Secondary side supply pin.	



#### **2 ORDERING INFORMATION**

Table 3: Ordering information.

ORDER CODE	ORDER CODE SPECIFICATIONS		PACKAGING UNIT
18012015411H	2 forward, 0 reverse, default high		
18012015411L	2 forward, 0 reverse, default low	SOIC-8NB	13" Reel (2500 pieces)
18012115411H	1 forward, 1 reverse, default high	JOIC-OND	To Reel (2500 pieces)
18012115411L	1 forward, 1 reverse, default low		

#### **3 SALES INFORMATION**

### **SALES CONTACT**

Würth Elektronik eiSos GmbH & Co. KG EMC and Inductive Solutions Max-Eyth-Str. 1 74638 Waldenburg Germany

Tel. +49 (0) 7942 945 0 www.we-online.com/digitalisolators

Technical support: powermodules@we-online.com



#### **4 ABSOLUTE MAXIMUM RATINGS**

#### **Caution:**

Exceeding the listed absolute maximum ratings may affect the device negatively and may cause permanent damage.

Table 4: Absolute maximum ratings.

SYMBOL	PARAMETER		LIMIT		
STIVIBUL	PARAMETER	MIN <sup>(1)</sup>	MAX <sup>(1)</sup>	UNIT	
VCC1, VCC2	Supply voltage pins	-0.5	7	V	
INX, OUTX	Voltage at INX, OUTX, SEL pins	-0.5	V <sub>CCX</sub> + 0.5 <sup>(2)</sup>	V	
I <sub>OUTX</sub>	Channel output current	-20	20	mA	
$T_{storage}$	Assembled, non-operating storage temperature	-65	150	°C	
$V_{ESD}$	ESD voltage (HBM) <sup>(4)</sup>	-6	6	kV	
$V_{ESD}$	ESD voltage (CDM) <sup>(4)</sup>	-2	2	kV	

#### **5 OPERATING CONDITIONS**

Operating conditions are conditions under which the device is intended to be functional. All values are either referenced to GND1 or GND2.

MIN and MAX limits are valid for the recommended ambient temperature range of -40°C to 125°C.

Table 5: Operating conditions.

SYMBOL	PARAMETER	MIN <sup>(1)</sup>	TYP <sup>(3)</sup>	MAX <sup>(1)</sup>	UNIT
$V_{CC1}, V_{CC2}$	Supply voltage	2.375	_	5.5	V
$V_{INX_{-H}}$	Logic input high threshold	2.0	_	_	V
$V_{INX_{L}L}$	Logic input low threshold	_	_	0.8	V
	High-level channel output current V <sub>CCO</sub> = 5V	-4	_	_	mA
I <sub>OH</sub>	High-level channel output current V <sub>CCO</sub> = 3.3V	-2		_	mA
	High-level channel output current V <sub>CCO</sub> = 2.5V	-1			mA
	Low-level channel output current V <sub>CCO</sub> = 5V			4	mA
l <sub>OL</sub>	Low-level channel output current V <sub>CCO</sub> = 3.3V	_		2	mA
	Low-level channel output current V <sub>CCO</sub> = 2.5V			1	mA
DR	Data rate	0		150	Mbps
PW	Signal pulse width	5	_		ns
Ta	Ambient temperature range	-40	_	125	°C



#### **6 ELECTRICAL SPECIFICATIONS**

#### Caution:

MIN and MAX limits are valid for the recommended ambient temperature range of -40  $^{\circ}$ C to 125  $^{\circ}$ C. Typical values represent statistically the utmost probable values at the following conditions:  $V_{CC} = 5V$ , 3.3V or 2.5V,  $T_A = 25 ^{\circ}$ C, unless otherwise noted.

Table 6: Electrical specifications part 1.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(3)</sup>	MAX <sup>(1)</sup>	UNIT			
	Supply Characteristics								
	Supply undervoltage lockout falling threshold		1.88	2.10	2.325	V			
V <sub>CCX_UVLO</sub>	Undervoltage lockout rising threshold		1.95	2.24	2.375	V			
	Undervoltage lockout hysteresis		70	140	250	mV			
		Channel Characteristics							
I <sub>IH</sub>	High-level input leakage current	$V_{INX} = V_{CCI}$	_	_	20	μА			
I <sub>IL</sub>	Low-level input leakage current	V <sub>INX</sub> = OV	-20	_	_	μA			
V <sub>OH</sub>	High-level output voltage	$V_{INX} = V_{CCI}$	_	V <sub>INX</sub> - 0.2	_	V			
V <sub>OL</sub>	Low-level output voltage	V = OV	_	0.2	_	V			
CMTI	Common-mode transient immunity	$V_{INX} = V_{CCI}$ or 0V, $V_{CM} = 1200V$	_	150	_	kV/µs			
		Timing Characteristics							
t <sub>r</sub>	Output signal rise time	10% to 90% of V <sub>OUTX</sub>	-	2.5	4.0	ns			
t <sub>f</sub>	Output signal fall time	90% to 10% of V <sub>OUTX</sub>	_	2.5	4.0	ns			
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	50% of V <sub>INX</sub> to 50% of V <sub>OUTX</sub>	5	12	15	ns			
PWD	Pulse width distortion  t <sub>PLH</sub> - t <sub>PHL</sub>		_	0.2	4.5	ns			
t <sub>sk(C-C)</sub>	Channel-to-channel output skew time		_	0.4	2.5	ns			
t <sub>SK(P-P)</sub>	Part-to-part output skew time		_	2.0	4.5	ns			

Parameters indicated in electrical specifications part 1 are applicable across all part numbers with all input/output conditions unless otherwise specified.



Table 7: Electrical specifications part 2.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(3)</sup>	MAX <sup>(1)</sup>	UNIT
	180	012015411x V <sub>CC1</sub> = 5V and V <sub>CC2</sub> = 5V	•			
		V <sub>INX</sub> = channel default	_	0.8	_	mΑ
		V <sub>INX</sub> ≠ channel default	<u> </u>	3.4	_	mΑ
I <sub>CC1</sub>	Primary side external power supply input	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.1	_	mA
ינניו	current <sup>(5)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.2	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.8	_	mA
		V <sub>INX</sub> = channel default	_	1.3		mΑ
		V <sub>INX</sub> ≠ channel default	_	1.4	_	mΑ
I <sub>CC2</sub>	Secondary side external power supply input	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	1.5	_	mA
iccz	current <sup>(5)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.7	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	14.2	_	mA
	180	$012115411x V_{CC1} = 5V \text{ and } V_{CC2} = 5V$				
		V <sub>INX</sub> = channel default	_	1.4	_	mΑ
		V <sub>INX</sub> ≠ channel default	_	2.8		mΑ
I <sub>CC1</sub>	Primary side external power supply input current <sup>(5)</sup>	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.2	_	mA
		10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	3.1	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	11.1	_	mA
		V <sub>INX</sub> = channel default	_	1.3	_	mΑ
		V <sub>INX</sub> ≠ channel default	_	2.9	_	mΑ
lass	Secondary side external power supply input	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.3	_	mA
I <sub>CC2</sub>	current <sup>(5)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	3.1	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	11.6	_	mA
	1801	2015411x V <sub>CC1</sub> = 3.3V and V <sub>CC2</sub> = 3.3V	j	-		
		V <sub>INX</sub> = channel default	-	0.8	_	mA
		V <sub>INX</sub> ≠ channel default	_	3.4	_	mΑ
I <sub>CC1</sub>	Primary side external power supply input	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.0	_	mA
יננז	current <sup>(5)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.1	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.5	_	mA



Table 8: Electrical specifications part 3.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(3)</sup>	MAX <sup>(1)</sup>	UNIT
		V <sub>INX</sub> = channel default	<u> </u>	1.2	<u> </u>	mΑ
		V <sub>INX</sub> ≠ channel default	_	1.3	_	mΑ
I <sub>CC2</sub>	Secondary side external power supply input	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	1.4	_	mA
	current <sup>(5)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.1	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	9.6	_	mA
	1801	2115411x V <sub>CC1</sub> = 3.3V and V <sub>CC2</sub> = 3.3V	1			
		V <sub>INX</sub> = channel default	_	1.4	_	mΑ
		V <sub>INX</sub> ≠ channel default	_	2.7	_	mΑ
I <sub>CC1</sub>	Primary side external power supply input	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.1	_	mA
-661	current <sup>(5)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.7	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	8	_	mA
		V <sub>INX</sub> = channel default	_	1.4	_	mΑ
	Secondary side external power supply input current <sup>(5)</sup>	V <sub>INX</sub> ≠ channel default	_	2.9	_	mΑ
I <sub>CC2</sub>		1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.2	_	mA
1002		10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.7	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	8	_	mA
	1801	2015411x V <sub>CC1</sub> = 2.5V and V <sub>CC2</sub> = 2.5V	i i		•	
		V <sub>INX</sub> = channel default	_	0.8	_	mA
		V <sub>INX</sub> ≠ channel default	_	3.4	<u> </u>	mΑ
I <sub>CC1</sub>	Primary side external power supply input	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.0	_	mA
יכנו	current <sup>(5)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.1	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.3	_	mA
		V <sub>INX</sub> = channel default	_	1.2	_	mA
		V <sub>INX</sub> ≠ channel default		1.3	_	mΑ
I <sub>CC2</sub>	Secondary side external power supply input	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	1.3	_	mA
1002	current <sup>(5)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	1.9	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	7.5	_	mA



Table 9: Electrical specifications part 4.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(3)</sup>	MAX <sup>(1)</sup>	UNIT
	18012	2115411x V <sub>CC1</sub> = 2.5V and V <sub>CC2</sub> = 2.5\	I			
		V <sub>INX</sub> = channel default	_	1.3	_	mΑ
		V <sub>INX</sub> ≠ channel default	_	2.7	_	mΑ
I <sub>CC1</sub>	Primary side external power supply input	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.1	_	mA
1001	current <sup>(5)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.5	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	6.4	_	mA
		V <sub>INX</sub> = channel default	_	1.4	_	mΑ
		V <sub>INX</sub> ≠ channel default	_	2.8	_	mA
I <sub>CC2</sub>	Secondary side external power supply input	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.2	_	mA
1002	current <sup>(5)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	2.5	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	6.4	_	mA

### 7 ISOLATION SPECIFICATIONS

Table 10: Isolation specification table.

SYMBOL	PARAMETER	TEST CONDITIONS	TYP <sup>(3)</sup>	UNIT			
CLR	External clearance	Shortest distance through air between terminals	4	mm			
CPG External creepage		Shortest distance across package surface between terminals	4	mm			
DTI	Distance through the insulation	Minimum internal clearance	19	μm			
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>600	V			
	IEC 60664-1 overvoltage category	Rated mains voltage ≤300 V <sub>RMS</sub>	1-111				
	l lec 00004- i overvoitage category	Rated mains voltage ≤400 V <sub>RMS</sub>	1-111				
	UL1577						
V <sub>ISO(max)</sub>	Max. withstanding isolation voltage	V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60s (qualification), V <sub>TEST</sub> = 1.2 x V <sub>ISO</sub> , t = 1s (100% production)	3750	$V_{RMS}$			



#### 8 APPROVALS

Table 11: Approvals.

SYMBOL	STANDARD	DESCRIPTION
c <b>SU</b> °us	UL 1577, 5 <sup>th</sup> Edition	Nonoptical Isolating Devices – Component UL Category: FPPT2 & FPPT8 UL File No: E535458 Applicable for altitudes up to 2000m

#### 9 RoHS, REACh

Table 12: RoHS, REACh.

ROHS directive

REACH directive

COMPLIANT

ROHS&REACH

WÜRTH ELEKTRONIK

Directive 2011/65/EU of the European Parliament and the Council of June 8th, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

Directive 1907/2006/EU of the European Parliament and the Council of June 1st, 2007 regarding the Registration, Evaluation, Authorization and Restriction of Chemicals (REACh).

#### 10 PACKAGE SPECIFICATIONS

Table 13: Package specifications.

ITEM	PARAMETER	TYP <sup>(3)</sup>	UNIT
Lead finish	_	Matte Sn	_
Weight	_	0.075	g

#### 11 NOTES

- (1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods.
- (2) This value must never exceed 7V.
- (3) Typical numbers are valid at 25°C ambient temperature and represent statistically the utmost probability assuming the Gaussian distribution.
- (4) The human body model is a 100pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin. Test method is per JESD-22-114. The charged device model test method is per JESD22-C101.
- (5) Supply current measurements are made with no additional load connected to the primary and secondary external power supplies. The indicated values only describe the current required to supply the internal circuitry and external capacitive loads on the channel outputs based on the signal described in the test conditions.
- (6) 100% final production tested value. The qualified isolation voltage value is 5kV<sub>RMS</sub>. For detailed isolation characteristics see the isolation specification table (Isolation specification table).

Data Sheet Version 1.0 © October 2023



#### 12 ISOLATION VOLTAGE

#### 12.1 Isolation Voltage Testing

To verify the integrity of the isolation a test voltage is applied for a specified time across a component that is designed to provide electrical isolation. This test is known as 'High Pot Test', 'Flash Tested', 'Withstand Voltage', 'Proof Voltage', 'Dielectric Withstand Voltage' or 'Isolation Test Voltage'.

All digital isolators are 100% production tested at their stated isolation voltage. This is 4.5kV<sub>RMS</sub> for 1s.<sup>(6)</sup>

The isolation test voltage indicated in this data sheet is for voltage transient immunity only. It does not allow this part to be used within a safety isolation system.

The digital isolator will function properly with several hundreds of volts applied continuously across the isolation barrier, however surrounding components must be individually analyzed to ensure proper insulation. Isolation measures must be taken into account to prevent any user-accessible circuitry from causing harm.

#### 12.2 Dielectric Test Setup (High Pot Test)

Connect all input terminals together then all output terminals together (see figure below) before connecting the supply voltage. When testing, set the cut-off current to 1mA with a test voltage of 4.5kV<sub>RMS</sub> and test time of 1s.<sup>(6)</sup>




Figure 3: Dielectric test setup.

#### 12.3 Repeated High-Voltage Isolation Testing

Typically, parts can withstand multiples of their stated test voltage and still perform optimally. However, repeated exposure to high voltage test conditions will degrade the component's isolation capabilities. It is recommended to keep high voltage isolation testing to a minimum to limit degradation of the device before its installation in an application. If repeated high voltage isolation testing is required, consider reducing the voltage by a significant amount (e.g. 20%) from the stated test voltage within the datasheet.

Data Sheet Version 1.0 © October 2023



#### 13 TYPICAL PERFORMANCE CURVES

If not otherwise specified, the following conditions apply:  $T_A = 25$  °C.

#### 13.1 DC Performance Curves

#### 13.1.1 Quiescent Current vs. Ambient Temperature




Figure 4: 18012015411H quiescent current, all channel inputs set to logic high.




Figure 5: 18012015411H quiescent current, all channel inputs set to logic low.



#### 13.1.2 Propagation Delay vs. Ambient Temperature




Figure 6: 18012x15411x propagation delay, all channels with low to high transition,  $C_{LOAD} = 15pF$ .




Figure 7: 18012x15411x propagation delay, all channels with high to low transition,  $C_{LOAD} = 15 pF$ .



#### 13.1.3 Supply Current vs. Ambient Temperature




Figure 8: 18012015411x supply current  $V_{CC1} = V_{CC2} = 5V$ .




Figure 9: 18012015411x supply current  $V_{CC1} = V_{CC2} = 3.3V$ .






Figure 10: 18012015411x supply current  $V_{CC1} = V_{CC2} = 2.5V$ .




Figure 11: 18012115411x supply current  $V_{CC1} = V_{CC2} = 5V$ .






Figure 12: 18012115411x supply current  $V_{CC1} = V_{CC2} = 3.3V$ .




Figure 13: 18012115411x supply current  $V_{CC1} = V_{CC2} = 2.5V$ .



### 13.1.4 Supply Current vs. Data Rate




Figure 14: 18012015411x supply current vs. data rate.




Figure 15: 18012115411x supply current vs. data rate.



#### 13.1.5 High and Low Voltage Levels vs. Output Current




Figure 16: 18012x15411x high-level output voltage vs. high-level output current.




Figure 17: 18012x15411x low-level output voltage vs. low-level output current.



### 14 TRUTH TABLE


Table 14: I/O truth table.

V <sub>CC1</sub>	V <sub>CC2</sub>	Input V <sub>INX</sub>	Output V <sub>OUTX</sub>	Operation
		Н	Н	Normal operation: The channel output
		L	L	follows the logic state of its input.
≥2.375V	≥2.375V	2.375V Open	Default	Default output: When input V <sub>INX</sub> is open, the corresponding channel output goes to its default logic state.
≤2V	≥2.375V	Х	Default	Default output: When the primary supply is unpowered, a channel output assumes the logic state based on its default configuration. Parts with H have a default of high while parts with L have a default of low.
Х	≤2V	Х	Undetermined	If V <sub>CC2</sub> is unpowered, the channel output is undetermined.



#### I/O DESCRIPTION 15

Table 15: I/O schematics.



NOTE: For forward channels  $V_{CCI} = V_{CC1}$ ,  $V_{CCO} = V_{CC2}$ ,  $GND_I = GND1$  and  $GND_O = GND2$ . For reverse channels  $V_{CCI} = V_{CC2}$ ,  $V_{CCO} = V_{CC1}$ ,  $GND_I = GND2$  and  $GND_O = GND1$ .



22

#### **TEST SCHEMATICS** 16




Figure 21: Default output delay.




Figure 22: Propagation delay test schematic.




Figure 23: CMTI test schematic.

Note:  $C_{LX}$  = 15 pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

© October 2023



#### 17 BLOCK DIAGRAM




Figure 24: 18012015411x block diagram.

#### 18 CIRCUIT DESCRIPTION

The WPME-CDIS digital isolator consists of two capacitive isolated digital channels that must be powered by two isolated supply voltages. The device is typically operated using 5V, 3.3V or 2.5V and the primary and secondary sides can be independently powered with any voltage within the operating conditions. The WPME-CDIS integrates the isolation capacitors in addition to the modulators and demodulators needed to construct the two isolated channels.

The isolation channels are realized using on/off key (OOK) modulation to transmit high or low speed signals through silicon dioxide isolation barriers. The on-chip oscillator is used to modulate the schmitt-triggered input signal. The modulator generates a differential signal that is transmitted through the capacitive isolation lines. The demodulator is located on the output side of the signal channel and used to amplify, filter and reconstruct the input signal with minimum propagation delay and distortion. Finally, the output of the demodulator is given to the output through buffer to improve the driving strength.

#### 19 PROTECTION FEATURES

#### 19.1 Input/Output Undervoltage Lockout (UVLO)

The device incorporates input and output undervoltage lockout (UVLO) to protect from unexpected behavior at input voltages below the recommended values. The thresholds of the UVLO are indicated in the ELECTRICAL SPECIFICATIONS.



#### **20 TYPICAL APPLICATION**

The figure below depicts a typical application for a digital isolator used in a CAN bus configuration between a controller and transceiver.




Figure 25: Typical application: CAN bus.

The 18012115411H and 18012115411L are shown in the above diagram in a conventional CAN implementation. The channel configuration allows for appropriate isolation and communication between the controller and transceiver.



#### 21 HANDLING RECOMMENDATIONS

- 1. The digital isolator is classified as MSL3 (JEDEC Moisture Sensitivity Level 3) and requires special handling due to moisture sensitivity (JEDEC J-STD033D).
- 2. The parts are delivered in a sealed bag (Moisture Barrier Bag = MBB) and should be processed within one year.
- 3. When opening the moisture barrier bag, check the Humidity Indicator Card (HIC) for the color status. Bake parts prior to soldering in case indicator color has changed according to the notes on the card.
- 4. Parts must be processed after 168 hour (7 days) of floor life. Once this time has been exceeded, bake parts prior to soldering per JEDEC J-STD033D recommendation.
- 5. Maximum number of soldering cycles is two.
- 6. For minimum risk, solder the device in the last solder cycle of the PCB production.
- 7. The component lead material is copper (Cu) and the lead finish is Matte Tin (Matte Sn).
- 8. For solder paste use a standard SAC Alloy such as SAC 305, type 3 or higher.
- 9. The profile below is valid for convection reflow only.
- 10. Other soldering methods (e.g. vapor phase) are not verified and have to be validated by the customer at their own risk.

#### 21.1 Soldering Profile

Table 16: Reflow solder profile.

Profile Feature	Symbol	Value
Preheat temperature minimum	$T_{s\_min}$	150°C
Preheat temperature maximum	$T_{s\_max}$	200°C
Preheat time from $T_{s\_min}$ to $T_{s\_max}$	t <sub>s</sub>	60-120 seconds
Liquidous temperature	T <sub>L</sub>	217°C
Time maintained above T <sub>L</sub>	t <sub>L</sub>	60-90 seconds
Classification temperature	T <sub>C</sub>	260°C
Peak package body temperature	T <sub>P</sub>	$T_P \leq T_C$
Time within T <sub>C</sub> - 5°C and T <sub>C</sub>	t₽	$t_P \leq 30  seconds$
Ramp-up Rate (T <sub>L</sub> to T <sub>p</sub> )		3°C/second maximum
Ramp-down rate (T <sub>p</sub> to T <sub>L</sub> )		6°C/second maximum
Time 25°C to peak temperature		8 minutes maximum

Please refer to JEDEC J-STD020 for further information pertaining to reflow soldering of electronic components.




Figure 26: Soldering profile.

© October 2023



#### 22 PHYSICAL DIMENSIONS

#### 22.1 Component




Figure 27: Component dimensions.

All dimensions in mm Tolerance: xx.x =  $\pm 0.5$ mm ; xx.xx =  $\pm 0.25$ mm unless otherwise noted



### 22.2 Recommended Landpattern





Figure 28: Recommended landpattern dimensions. All dimensions in mm.



### 22.3 Packaging

#### Reel in mm






Figure 29: Reel dimensions.


Table 17: Reel dimensions.

Α	В	С	D	N	W1	W2	W3	W3
±2.00	min.	min.	min.	min.	+2.00	max.	min.	max.
330.00	1.50	12.80	20.20	60.00	12.40	22.40	15.90	19.40

Reel material is polystyrene. All dimensions in mm.



### Tape in mm






Figure 30: Tape dimensions.

Table 18: Tape dimensions part 1.

AO	ВО	DO	D1	E1	E2	F	P0	P1	P2	W
typ.	typ.	min.	±0.10	min.	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10
6.40	5.40	1.50	1.50	1.75	14.25	7.50	4.00	8.00	2.00	12.00

Table 19: Tape dimensions part 2.

КО	Т	T1	T2	W
typ.	typ.	ref.	typ.	typ.
2.1	0.35	0.1	3.4	12

Tape material is polystyrene. All dimensions in mm.

Data Sheet Version 1.0

29

### **Digital Isolator**

**WPME-CDIS** - Capacitive Digital Isolator Standard



### 23 DOCUMENT HISTORY

Table 20: Document history.

Revision	Date	Description	Comment
1.0	October 2023	Initial release of data sheet	

### **Digital Isolator**

**WPME-CDIS** - Capacitive Digital Isolator Standard



### 24 LIST OF FIGURES

1	Pinout	4
2	Marking	4
3	Dielectric test setup	12
4	Quiescent current, all channel inputs set to logic high.	13
5	Quiescent current, all channel inputs set to logic low	
6	Propagation delay, all channels with low to high transition, C <sub>LOAD</sub> = 15pF	14
7	Propagation delay, all channels with high to low transition, C <sub>LOAD</sub> = 15pF	14
8	18012015411x supply current $V_{CC1} = V_{CC2} = 5V$	15
9	18012015411x supply current $V_{CC1} = V_{CC2} = 3.3V.$	15
10	18012015411x supply current $V_{CC1} = V_{CC2} = 2.5V.$	16
11	18012115411x supply current $V_{CC1} = V_{CC2} = 5V$	16
12	18012115411x supply current $V_{CC1} = V_{CC2} = 3.3V.$	17
13	18012115411x supply current $V_{CC1} = V_{CC2} = 2.5V.$	
14	Supply current vs. data rate	
15	Supply current vs. data rate	
16	High-level output voltage vs. high-level output current	
17	Low-level output voltage vs. low-level output current	
18	Default high channel input internal structure	
19	Default low channel input internal structure	
20	Channel output internal structure.	
21	CMTI test schematic	
22	Propagation delay test schematic.	
23	CMTI test schematic	
24	Block diagram	
25	Typical application	24
26	Soldering profile	25
27	Component dimensions	
28	Recommended landpattern dimensions	27
29	Reel dimensions	28
30	Tape dimensions.	29

### **Digital Isolator**

**WPME-CDIS** - Capacitive Digital Isolator Standard



#### **25 LIST OF TABLES**

1	Marking description	4
2	Pin description.	4
3	Ordering information	5
4	Absolute maximum ratings	6
5	Operating conditions	6
6	Electrical specifications part 1	7
7	Electrical specifications part 2	8
8	Electrical specifications part 3	9
9	Electrical specifications part 4	10
10	Isolation specification table	10
11	Approvals	11
12	RoHS, REACh	11
13	Package specifications	11
14	I/O truth table	
15	I/O schematics	21
16	Reflow solder profile	25
17	Reel dimensions.	28
18	Tape dimensions part 1	29
19	Tape dimensions part 2	29
20	Document history	30



#### **26 CAUTIONS AND WARNINGS**

The following conditions apply to all goods within the product series of digital isolators of Würth Elektronik eiSos GmbH & Co. KG:

#### General:

- All recommendations according to the general technical specifications of the data-sheet have to be complied with.
- The usage and operation of the product within ambient conditions which probably alloy or harm the component surface has to be avoided.
- The responsibility for the applicability of customer specific products and use in a particular customer design is always within the authority of the customer. All technical specifications for standard products do also apply for customer specific products
- Residual washing varnish agent that is used during the production to clean the application might change the characteristics of the body, pins or termination. The washing varnish agent could have a negative effect on the long term function of the product. Direct mechanical impact to the product shall be prevented as the material of the body, pins or termination could flake or in the worst case it could break. As these devices are sensitive to electrostatic discharge customer shall follow proper IC Handling Procedures.
- Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Würth Elektronik eiSos GmbH & Co. KG components in its applications, notwithstanding any applications-related information or support that may be provided by Würth Elektronik eiSos GmbH & Co. KG.
- Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences lessen the likelihood of failures that might cause harm and take appropriate remedial actions
- Customer will fully indemnify Würth Elektronik eiSos and its representatives against any damages arising out of the use
  of any Würth Elektronik eiSos GmbH & Co. KG components in safety-critical applications

#### **Product specific:**

Follow all instructions mentioned in the datasheet, especially:

- The solder profile has to comply with the technical reflow or wave soldering specification, otherwise this will void the warranty.
- All products are supposed to be used before the end of the period of 12 months based on the product date-code.
- Violation of the technical product specifications such as exceeding the absolute maximum ratings will void the warranty.
- It is also recommended to return the body to the original moisture proof bag and reseal the moisture proof bag again.
- ESD prevention methods need to be followed for manual handling and processing by machinery.

#### Disclaimer:

This electronic component has been designed and developed for usage in general electronic equipment only. This product is not authorized for use in equipment where a higher safety standard and reliability standard is especially required or where a failure of the product is reasonably expected to cause severe personal injury or death, unless the parties have executed an agreement specifically governing such use. Moreover Würth Elektronik eiSos GmbH & Co. KG products are neither designed nor intended for use in areas such as military, aerospace, aviation, nuclear control, submarine, transportation (automotive control, train control, ship control), transportation signal, disaster prevention, medical, public information network etc. Würth Elektronik eiSos GmbH & Co. KG must be informed about the intent of such usage before the design-in stage. In addition, sufficient reliability evaluation checks for safety must be performed on every electronic component which is used in electrical circuits that require high safety and reliability functions or performance. These cautions and warnings comply with the state of the scientific and technical knowledge and are believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies or incompleteness.

© October 2023



#### **27 IMPORTANT NOTES**

#### **General Customer Responsibility**

Some goods within the product range of Würth Elektronik eiSos GmbH & Co. KG contain statements regarding general suitability for certain application areas. These statements about suitability are based on our knowledge and experience of typical requirements concerning the areas, serve as general guidance and cannot be estimated as binding statements about the suitability for a customer application. The responsibility for the applicability and use in a particular customer design is always solely within the authority of the customer. Due to this fact it is up to the customer to evaluate, where appropriate to investigate and decide whether the device with the specific product characteristics described in the product specification is valid and suitable for the respective customer application or not. Accordingly, the customer is cautioned to verify that the datasheet is current before placing orders.

#### Customer Responsibility Related to Specific, in Particular Safety-Relevant, Applications

It has to be clearly pointed out that the possibility of a malfunction of electronic components or failure before the end of the usual lifetime cannot be completely eliminated in the current state of the art, even if the products are operated within the range of the specifications. In certain customer applications requiring a very high level of safety and especially in customer applications in which the malfunction or failure of an electronic component could endanger human life or health it must be ensured by most advanced technological aid of suitable design of the customer application that no injury or damage is caused to third parties in the event of malfunction or failure of an electronic component.

#### **Best Care and Attention**

Any product-specific notes, warnings and cautions must be strictly observed. Any disregard will result in the loss of warranty.

#### **Customer Support for Product Specifications**

Some products within the product range may contain substances which are subject to restrictions in certain jurisdictions in order to serve specific technical requirements. Necessary information is available on request. In this case the field sales engineer or the internal sales person in charge should be contacted who will be happy to support in this matter.

#### **Product R&D**

Due to constant product improvement product specifications may change from time to time. As a standard reporting procedure of the Product Change Notification (PCN) according to the JEDEC-Standard we inform about minor and major changes. In case of further queries regarding the PCN, the field sales engineer or the internal sales person in charge should be contacted. The basic responsibility of the customer as per Section 1 and 2 remains unaffected.

#### **Product Life Cycle**

Due to technical progress and economical evaluation we also reserve the right to discontinue production and delivery of products. As a standard reporting procedure of the Product Termination Notification (PTN) according to the JEDEC Standard we will inform at an early stage about inevitable product discontinuance. According to this we cannot guarantee that all products within our product range will always be available. Therefore it needs to be verified with the field sales engineer or the internal sales person in charge about the current product availability expectancy before or when the product for application design-in disposal is considered. The approach named above does not apply in the case of individual agreements deviating from the foregoing for customer-specific products.

#### **Property Rights**

All the rights for contractual products produced by Würth Elektronik eiSos GmbH & Co. KG on the basis of ideas, development contracts as well as models or templates that are subject to copyright, patent or commercial protection supplied to the customer will remain with Würth Elektronik eiSos GmbH & Co. KG. Würth Elektronik eiSos GmbH & Co. KG does not warrant or represent that any license, either expressed or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, application, or process in which Würth Elektronik eiSos GmbH & Co. KG components or services are used.

#### **General Terms and Conditions**

Unless otherwise agreed in individual contracts, all orders are subject to the current version of the "General Terms and Conditions of Würth Elektronik eiSos Group", last version available at www.we-online.com.

Data Sheet Version 1.0 © October 2023