

4 Channel Digital Isolator

DESCRIPTION

The CDIS 18014x15401x is a 4 channel digital isolator series that provides capacitive isolation between the primary and secondary sides of the device.

The digital isolator requires two supplies, one for the primary side and one for the secondary side.

The CDIS digital isolator ensures fast time to market and low development costs.

The digital isolator is available in an SOIC-16WB package $(10.3 \times 7.5 \times 2.5)$ mm.


TYPICAL APPLICATIONS


- Communication bus isolation
- Motor control
- Battery management systems
- Solar inverters
- Test and measurement systems
- Programmable logic controller (PLC) interfaces

TYPICAL CIRCUIT DIAGRAM

FEATURES

- Available channel configurations: 4/0, 3/1 and 2/2
- Default channel output status: high or low
- Low propagation delay: 12ns typ.
- Input voltage range: 2.375V to 5.5V
- Data rate up to 150Mbps
- CMTI: ±150kV/µs typ.
- Functional isolation: 5kV_{RMS} for 60s
- Ambient temperature range: -40°C to 125°C
- RoHS and REACh compliant
- UL1577 certified
- IEC 60747-17 pending





Digital Isolator

WPME-CDIS - Capacitive Digital Isolator Standard



CONTENTS

1	PINOUT	4
2	ORDERING INFORMATION	5
3	SALES INFORMATION	5
4	ABSOLUTE MAXIMUM RATINGS	6
5	OPERATING CONDITIONS	6
6	ELECTRICAL SPECIFICATIONS	7
7	ISOLATION SPECIFICATIONS	11
8	APPROVALS	12
9	RoHS, REACh	12
	PACKAGE SPECIFICATIONS	
11	NOTES	12
	ISOLATION VOLTAGE	
-	12.1 Isolation Voltage Testing	13
	12.2 Dielectric Test Setup (High Pot Test)	13 13
13	TYPICAL PERFORMANCE CURVES	14
	13.1 DC Performance Curves	14
	· ·	14 17
		18
	13.1.4 Supply Current vs. Data Rate	22
	13.1.5 High and Low Voltage Levels vs. Output Current	24
14	TRUTH TABLES	25
15	I/O DESCRIPTION	26
16	TEST SCHEMATICS	27
17	BLOCK DIAGRAM	29
18	CIRCUIT DESCRIPTION	29
19	PROTECTION FEATURES	
	19.1 Input/Output Undervoltage Lockout (UVLO)	29
20	TYPICAL APPLICATION	30
21	HANDLING RECOMMENDATIONS	
	21.1 Soldering Profile	31
22	PHYSICAL DIMENSIONS	
	22.1 Component	
	22.3 Packaging	
22	DOCUMENT HISTORY	
	DOCUMENT INSTORT	50

Digital Isolator

WPME-CDIS - Capacitive Digital Isolator Standard



24 LIST OF FIGURES	. 37
25 LIST OF TABLES	. 38
26 CAUTIONS AND WARNINGS	. 39
27 IMPORTANT NOTES	40



1 PINOUT




Figure 1: Pinout.

Table 1: Marking description.

MARKING	DESCRIPTION
WE	Würth Elektronik eiSos GmbH & Co. KG
YYWW	Year and calendar week
14x15401x	Order code
F/R	Number of forward/reverse channels
5kV	5kV isolation voltage



Figure 2: Marking.

Table 2: Pin description.

SYMBOL	NUMBER	TYPE	DESCRIPTION
VCC1	1	Power	Primary side supply pin.
GND1	2	Power	Primary side ground connection.
INA	3	1/0	Digital input A.
INB	4	1/0	Digital input B.
INC/OUTC	5	1/0	Digital input/output C.
IND/OUTD	6	1/0	Digital input/output D.
NC/EN1	7	NC/Input	Not internally connected (18014015401x). Primary side channel output enable. Drive high or leave floating to enable operation. (18014115401x and 18014215401x).
GND1	8	Power	Primary side ground connection.
GND2	9	Power	Secondary side ground connection.
EN2	10	Input	Secondary side channel output enable. Drive high or leave floating to enable operation.
OUTD/IND	11	1/0	Digital input/output D.
OUTC/INC	12	1/0	Digital input/output C.
OUTB	13	1/0	Digital output B.
OUTA	14	1/0	Digital output A.
GND2	15	Power	Secondary side ground connection.
VCC2	16	Power	Secondary side supply pin.



2 ORDERING INFORMATION

Table 3: Ordering information.

ORDER CODE	SPECIFICATIONS	PACKAGE	PACKAGING UNIT
18014015401H	4 forward, 0 reverse, default high		
18014015401L	4 forward, 0 reverse, default low		
18014115401H	3 forward, 1 reverse, default high	SOIC-16WB	13" Reel (1000 pieces)
18014115401L	3 forward, 1 reverse, default low	Joie Town	15 Reel (1000 pieces)
18014215401H	2 forward, 2 reverse, default high		
18014215401L	2 forward, 2 reverse, default low		

3 SALES INFORMATION

SALES CONTACT

Würth Elektronik eiSos GmbH & Co. KG EMC and Inductive Solutions

Max-Eyth-Str. 1 74638 Waldenburg

Germany

Tel. +49 (0) 7942 945 0

www.we-online.com/digitalisolators

Technical support: powermodules@we-online.com



4 ABSOLUTE MAXIMUM RATINGS

Caution:

Exceeding the listed absolute maximum ratings may affect the device negatively and may cause permanent damage.

Table 4: Absolute maximum ratings.

SYMBOL	PARAMETER	LIN	UNIT	
STWIBOL	PARAMETER	MIN ⁽¹⁾	MAX ⁽¹⁾	ONIT
VCC1, VCC2	Supply voltage pins		7	V
INX, OUTX	OUTX Voltage at INX, OUTX, SEL pins		V _{CCX} + 0.5 ⁽²⁾	V
I _{OUTX}	I _{OUTX} Channel output current		20	mA
$T_{storage}$	T _{storage} Assembled, non-operating storage temperature		150	°C
V_{ESD}	V _{ESD} ESD voltage (HBM) ⁽⁴⁾		6	kV
V_{ESD}	ESD voltage (CDM) ⁽⁴⁾	-2	2	kV

5 OPERATING CONDITIONS

Operating conditions are conditions under which the device is intended to be functional. All values are either referenced to GND1 or GND2.

MIN and MAX limits are valid for the recommended ambient temperature range of -40°C to 125°C.

Table 5: Operating conditions.

SYMBOL	PARAMETER	MIN ⁽¹⁾	TYP ⁽³⁾	MAX ⁽¹⁾	UNIT
V_{CC1}, V_{CC2}	Supply voltage	2.375	_	5.5	V
$V_{INX_{-H}}$	Logic input high threshold	2.0	_	_	V
$V_{INX_{L}L}$	Logic input low threshold	_	_	0.8	V
	High-level channel output current V _{CCO} = 5V	-4	_	_	mA
I _{OH}	High-level channel output current V _{CCO} = 3.3V	-2		_	mA
	High-level channel output current V _{CCO} = 2.5V	-1			mA
	Low-level channel output current V _{CCO} = 5V			4	mA
l _{OL}	Low-level channel output current V _{CCO} = 3.3V	_		2	mA
	Low-level channel output current V _{CCO} = 2.5V			1	mA
DR	Data rate	0		150	Mbps
PW	Signal pulse width	5	_		ns
Ta	Ambient temperature range	-40	_	125	°C



6 ELECTRICAL SPECIFICATIONS

Caution:

MIN and MAX limits are valid for the recommended ambient temperature range of -40 $^{\circ}$ C to 125 $^{\circ}$ C. Typical values represent statistically the utmost probable values at the following conditions: V_{CC} = 5V, 3.3V or 2.5V, ENX = high, T_A = 25 $^{\circ}$ C, unless otherwise noted.

Table 6: Electrical specifications part 1.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽³⁾	MAX ⁽¹⁾	UNIT				
	Supply Characteristics									
	Supply undervoltage lockout falling threshold		1.88	2.10	2.325	V				
V _{CCX_UVLO}	Undervoltage lockout rising threshold		1.95	2.24	2.375	V				
	Undervoltage lockout hysteresis		70	140	250	mV				
		Channel Characteristics	•	•						
I _{IH}	High-level input leakage current	$V_{INX} = V_{CCI}$			20	μA				
I _{IL}	Low-level input leakage current	V _{INX} = OV	-20	_	_	μA				
V _{OH}	High-level output voltage	$V_{INX} = V_{CCI}$		V _{INX} - 0.2	_	V				
V _{OL}	Low-level output voltage	V = OV	_	0.2	_	V				
V _{EN_SRMIN}	Minimum enable signal slew rate			1	_	mV/µs				
CMTI	Common-mode transient immunity	V _{INX} = V _{CCI} or OV, V _{CM} = 1500V		150	_	kV/µs				
		Timing Characteristics	•							
t _r	Output signal rise time	10% to 90% of V _{OUTX}	_	2.5	4.0	ns				
t _f	Output signal fall time	90% to 10% of V _{OUTX}	_	2.5	4.0	ns				
t_{PLH} , t_{PHL}	Propagation delay time	50% of V _{INX} to 50% of V _{OUTX}	5	12	16	ns				
t_{PHZ}	Disable Propagation Delay, High to High-Z		_	8	13	ns				
PWD	Pulse width distortion t _{PLH} - t _{PHL}			0.2	4.5	ns				
t _{SK(C-C)}	Channel-to-channel output skew time			0.4	2.5	ns				
t _{SK(P-P)}	Part-to-part output skew time			2.0	4.5	ns				

Parameters indicated in electrical specifications part 1 are applicable across all part numbers with all input/output conditions unless otherwise specified.

Datasheet Version 1.0 © September 2023



Table 7: Electrical specifications part 2.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽³⁾	MAX ⁽¹⁾	UNIT
	180	014015401x V _{CC1} = 5V and V _{CC2} = 5V	•			
		V _{INX} = channel default	_	1.4	_	mΑ
		V _{INX} ≠ channel default	_	6	_	mA
loca	Primary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.7	_	mA
I _{CC1}	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.7	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	4.6	_	mA
		V _{INX} = channel default	_	2.7	_	mΑ
		V _{INX} ≠ channel default	_	2.8	_	mA
I _{CC2}	Secondary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.1	_	mA
'((2	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	6.9	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	43.2	_	mA
	180	$014115401x V_{CC1} = 5V \text{ and } V_{CC2} = 5V$				
		V _{INX} = channel default	_	1.9	_	mΑ
		V _{INX} ≠ channel default		5.5	_	mA
I _{CC1}	Primary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.8	_	mA
·ccı	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	4.5	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	10.6	_	mA
		V _{INX} = channel default	<u> </u>	2.7	_	mA
		V _{INX} ≠ channel default	_	4.2	_	mΑ
lasa	Secondary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.7	_	mA
I _{CC2}	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	5.3	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	23.1	_	mA
	180	014215401x V _{CC1} = 5V and V _{CC2} = 5V	•	•	•	
		V _{INX} = channel default	<u> </u>	2.5	_	mA
		V _{INX} ≠ channel default		5.1		mA
I _{CC1}	Primary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.9	_	mA
יננז	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	5.2	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal		16.5		mA



Table 8: Electrical specifications part 3.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽³⁾	MAX ⁽¹⁾	UNIT
		V _{INX} = channel default	_	2.4	_	mA
		V _{INX} ≠ channel default	_	4.9	_	mA
I _{CC2}	Secondary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.8	_	mA
	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	4.9	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	17	_	mA
	1801	4015401x V _{CC1} = 3.3V and V _{CC2} = 3.3V	<i>I</i>			
		V _{INX} = channel default	_	1.3	_	mΑ
		V _{INX} ≠ channel default	_	6	_	mΑ
I _{CC1}	Primary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.7	_	mA
	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.7	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	4.7	_	mA
		V _{INX} = channel default	_	2.5	_	mΑ
		V _{INX} ≠ channel default	_	2.6	_	mΑ
I _{CC2}	Secondary side external power supply input current ⁽⁵⁾	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	2.9	_	mA
1002		10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	5.4	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	29.6	_	mA
	1801	4115401x V _{CC1} = 3.3V and V _{CC2} = 3.3V	,	•		
		V _{INX} = channel default	_	1.9	_	mΑ
		V _{INX} ≠ channel default	_	5.4	_	mA
I _{CC1}	Primary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.7	_	mA
icc1	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	4.1	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	8.4	_	mA
		V _{INX} = channel default	<u> </u>	2.8		mA
		V _{INX} ≠ channel default	_	4.1	_	mΑ
I _{CC2}	Secondary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.5	_	mA
1002	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal		4.6	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal		15.9		mA



Table 9: Electrical specifications part 4.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽³⁾	MAX ⁽¹⁾	UNIT
	1801	4215401x V _{CC1} = 3.3V and V _{CC2} = 3.3V	Ī			
		V _{INX} = channel default	_	2.4	_	mΑ
		V _{INX} ≠ channel default	_	5	_	mΑ
I _{CC1}	Primary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.8	_	mA
	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	4.6	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	12.5	_	mA
		V _{INX} = channel default	_	2.3		mΑ
		V _{INX} ≠ channel default	_	4.8		mA
I _{CC2}	Secondary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.6	_	mA
1002	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	4.3	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	11.5	_	mA
	1801	$4015401x V_{CC1} = 2.5V \text{ and } V_{CC2} = 2.5V$	J			
		V _{INX} = channel default	_	1.3	_	mΑ
	Primary side external power supply input current ⁽⁵⁾	V _{INX} ≠ channel default	_	6		mA
I _{CC1}		1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.6	_	mA
icci		10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.7	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	4.8	_	mA
		V _{INX} = channel default	_	2.5	_	mA
		V _{INX} ≠ channel default	_	2.5	_	mA
I _{CC2}	Secondary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	2.7	_	mA
ICC2	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	4.6	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	23.4	_	mA
	1801	4115401x V _{CC1} = 2.5V and V _{CC2} = 2.5V	j	-		
		V _{INX} = channel default	_	1.8	_	mA
		V _{INX} ≠ channel default	_	5.4	_	mΑ
I _{CC1}	Primary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.6	_	mA
יננז	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	4	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	7.5	_	mA



Table 10: Electrical specifications part 5.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽³⁾	MAX ⁽¹⁾	UNIT
		V _{INX} = channel default	_	2.7	_	mΑ
		V _{INX} ≠ channel default	_	4	_	mA
I _{CC2}	Secondary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.5	_	mA
1002	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	4.3	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	11.8	_	mA
	18014	$215401x V_{CC1} = 2.5V \text{ and } V_{CC2} = 2.5V$	I			
		V _{INX} = channel default	_	2.3	_	mΑ
		V _{INX} ≠ channel default	_	5	_	mA
I _{CC1}	Primary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.7		mA
1001	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	4.4	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	10.6	_	mA
		V _{INX} = channel default	_	2.3	_	mA
		V _{INX} ≠ channel default	_	4.8	_	mA
I _{CC2}	Secondary side external power supply input	1Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	3.6	_	mA
	current ⁽⁵⁾	10Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	4.1	_	mA
		100Mbps, C _L = 15pF, 50% duty cycle square wave input signal	_	9.7	_	mA

7 ISOLATION SPECIFICATIONS

Table 11: Isolation specification table.

SYMBOL	PARAMETER	TEST CONDITIONS	TYP ⁽³⁾	UNIT			
CLR	External clearance	Shortest distance through air between terminals	8	mm			
CPG	External creepage	Shortest distance across package surface between terminals	8	mm			
DTI	Distance through the insulation	Minimum internal clearance	28	μm			
СТІ	Comparative tracking index DIN EN 60122 (VDE 0303-11); II 60122		>600	V			
	Material group	Per IEC 60664-1	ļ				
		Rated mains voltage ≤300 V _{RMS}	I-IV				
	IEC 60664-1 overvoltage category	Rated mains voltage ≤400 V _{RMS}	I-IV				
		Rated mains voltage ≤600 V _{RMS}					
UL1577							
V _{ISO(max)}	Max. withstanding isolation voltage	$V_{TEST} = V_{ISO}$, t = 60s (qualification), $V_{TEST} = 1.2 \times V_{ISO}$, t = 1s (100% production)	5000	V_{RMS}			



APPROVALS 8

Table 12: Approvals.

SYMBOL	STANDARD	DESCRIPTION
c SU °us	UL 1577, 5 th Edition	Nonoptical Isolating Devices – Component UL Category: FPPT2 & FPPT8 UL File No: E535458 Applicable for altitudes up to 2000m

9 RoHS, REACh

Table 13: RoHS, REACh.

RoHS directive COMPLIANT REACh directive

Directive 2011/65/EU of the European Parliament and the Council of June 8th, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

Directive 1907/2006/EU of the European Parliament and the Council of June 1st, 2007 regarding the Registration, Evaluation, Authorization and Restriction of Chemicals (REACh).

10 PACKAGE SPECIFICATIONS

Table 14: Package specifications.

ITEM	PARAMETER	TYP ⁽³⁾	UNIT
Lead finish	_	Matte Sn	_
Weight	_	0.42	g

NOTES 11

- (1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods.
- (2) This value must never exceed 7V.
- (3) Typical numbers are valid at 25°C ambient temperature and represent statistically the utmost probability assuming the Gaussian distribution.
- (4) The human body model is a 100pF capacitor discharged through a 1.5 k Ω resistor into each pin. Test method is per JESD-22-114. The charged device model test method is per JESD22-C101.
- (5) Supply current measurements are made with no additional load connected to the primary and secondary external power supplies. The indicated values only describe the current required to supply the internal circuitry and external capacitive loads on the channel outputs based on the signal described in the test conditions.
- (6) 100% final production tested value. The qualified isolation voltage value is 5kV_{RMS}. For detailed isolation characteristics see the isolation specification table (Isolation specification table).

© September 2023



12 ISOLATION VOLTAGE

12.1 Isolation Voltage Testing

To verify the integrity of the isolation a test voltage is applied for a specified time across a component that is designed to provide electrical isolation. This test is known as 'High Pot Test', 'Flash Tested', 'Withstand Voltage', 'Proof Voltage', 'Dielectric Withstand Voltage' or 'Isolation Test Voltage'.

All digital isolators are 100% production tested at their stated isolation voltage. This is 6kV_{RMS} for 1s. (6)

The isolation test voltage indicated in this data sheet is for voltage transient immunity only. It does not allow this part to be used within a safety isolation system.

The digital isolator will function properly with several hundreds of volts applied continuously across the isolation barrier, however surrounding components must be individually analyzed to ensure proper insulation. Isolation measures must be taken into account to prevent any user-accessible circuitry from causing harm.

12.2 Dielectric Test Setup (High Pot Test)

Connect all input terminals together then all output terminals together (see figure below) before connecting the supply voltage. When testing, set the cut-off current to 1mA with a test voltage of 6kV_{RMS} and test time of 1s.⁽⁶⁾




Figure 3: Dielectric test setup.

12.3 Repeated High-Voltage Isolation Testing

Typically, parts can withstand multiples of their stated test voltage and still perform optimally. However, repeated exposure to high voltage test conditions will degrade the component's isolation capabilities. It is recommended to keep high voltage isolation testing to a minimum to limit degradation of the device before its installation in an application. If repeated high voltage isolation testing is required, consider reducing the voltage by a significant amount (e.g. 20%) from the stated test voltage within the datasheet.

Datasheet Version 1.0 © September 2023



13 TYPICAL PERFORMANCE CURVES

If not otherwise specified, the following conditions apply: $T_A = 25$ °C.

13.1 DC Performance Curves

13.1.1 Quiescent Current vs. Ambient Temperature




Figure 4: 18014015401H quiescent current, all channel inputs set to logic high.




Figure 5: 18014015401H quiescent current, all channel inputs set to logic low.






Figure 6: 18014115401H quiescent current, all channel inputs set to logic high.




Figure 7: 18014115401H quiescent current, all channel inputs set to logic low.






Figure 8: 18014215401H quiescent current, all channel inputs set to logic high.




Figure 9: 18014215401H quiescent current, all channel inputs set to logic low.



13.1.2 Propagation Delay vs. Ambient Temperature




Figure 10: 18014x15401x propagation delay, all channels with low to high transition, $C_{LOAD} = 15 pF$.




Figure 11: 18014x15401x propagation delay, all channels with high to low transition, $C_{LOAD} = 15 pF$.



13.1.3 Supply Current vs. Ambient Temperature




Figure 12: 18014015401x supply current $V_{CC1} = V_{CC2} = 5V$.




Figure 13: 18014015401x supply current $V_{CC1} = V_{CC2} = 3.3V$.






Figure 14: 18014015401x supply current $V_{CC1} = V_{CC2} = 2.5V$.




Figure 15: 18014115401x supply current $V_{CC1} = V_{CC2} = 5V$.






Figure 16: 18014115401x supply current $V_{CC1} = V_{CC2} = 3.3V$.




Figure 17: 18014115401x supply current $V_{CC1} = V_{CC2} = 2.5V$.






Figure 18: 18014215401x supply current $V_{CC1} = V_{CC2} = 5V$.




Figure 19: 18014215401x supply current $V_{CC1} = V_{CC2} = 3.3V$.






Figure 20: 18014215401x supply current $V_{CC1} = V_{CC2} = 2.5V$.

13.1.4 Supply Current vs. Data Rate




Figure 21: 18014015401x Supply current vs. data rate.






Figure 22: 18014115401x Supply current vs. data rate.




Figure 23: 18014215401x Supply current vs. data rate.



13.1.5 High and Low Voltage Levels vs. Output Current




Figure 24: 18014x15401x high-level output voltage vs. high-level output current.




Figure 25: 18014x15401x low-level output voltage vs. low-level output current.



14 TRUTH TABLES

Table 15: I/O truth table.

V _{CC1}	V _{CC2}	Enable ENX	Input V _{INX}	Output V _{OUTX}	Operation	
		H or open	Н	Н	Normal operation: The channel output	
		H or open	L	L	follows the logic state of its input.	
≥2.375V	≥2.375V	H or open	Open	Default	Default output: When input V _{INX} is open, the corresponding channel output goes to its default logic state.	
X	≥2.375V	L	Х	Z	High impedance: A low level at the Enable pin causes the channel output to enter a high impedance state.	
≤2V	≥2.375V	H or Open	Х	Default	Default output: When the primary supply is unpowered, a channel output assumes the logic state based on its default configuration. Parts with H have a default of high while parts with L have a default of low.	
Х	≤2V	Х	Х	Undetermined	If V _{CC2} is unpowered, the channel output is undetermined.	

Table 16: Enable truth table.


Part Number	EN1	EN2	Operation		
18014015401x	_	Н	Secondary side outputs V _{OUTX} are enabled and each output follows the logic state of its corresponding input.		
10014013401X	_	L	Secondary side outputs V _{OUTX} are disabled and each output will exhibit a high impedance state.		
18014115401x -	Н	Х	Primary side outputs V _{OUT4} is enabled and follows the logic state of its corresponding input.		
	L	Х	Primary side outputs V _{OUT4} is disabled and the output will exhibit a high impedance state.		
	Х	Н	Secondary side outputs V _{OUT1} , V _{OUT2} and V _{OUT3} are enabled and each output follows the logic state of its corresponding input.		
	X	L	Secondary side outputs V _{OUT1} , V _{OUT2} and V _{OUT3} are disabled and each output will exhibit a high impedance state.		
	Н	Х	Primary side outputs V _{OUT3} and V _{OUT4} are enabled and follows the logic state of its corresponding input.		
1001/215/01/	L	Х	Primary side outputs V _{OUT3} and V _{OUT4} are disabled and the output will exhibit a high impedance state.		
18014215401x	Х	Н	Secondary side outputs V _{OUT1} and V _{OUT2} are enabled and each output follows the logic state of its corresponding input.		
	Х	L	Secondary side outputs V _{OUT1} and V _{OUT2} are disabled and each output will exhibit a high impedance state.		

Note: The enable signal must follow the limitations specified in the ELECTRICAL SPECIFICATIONS.



15 I/O DESCRIPTION

Table 17: I/O schematics.



NOTE: For forward channels $V_{CCI} = V_{CC1}$, $V_{CCO} = V_{CC2}$, $GND_I = GND1$ and $GND_O = GND2$. For reverse channels $V_{CCI} = V_{CC2}$, $V_{CCO} = V_{CC1}$, $GND_I = GND2$ and $GND_O = GND1$.

Figure 28: Channel output internal structure.

Datasheet Version 1.0 www.we-online.com/digitalisolators

Figure 29: Channel enable internal structure.



TEST SCHEMATICS 16




Figure 30: Default output delay test schematic.




Figure 31: Propagation delay test schematic.




Figure 32: CMTI test schematic.

© September 2023 27






Figure 33: Enable/disable channel input high test schematic.




Figure 34: Enable/disable channel input low test schematic.

Note: C_{LX} = 15 pF and includes instrumentation and fixture capacitance within $\pm 20\%$.



BLOCK DIAGRAM 17




Figure 35: 18014015401x block diagram.

CIRCUIT DESCRIPTION

The WPME-CDIS digital isolator consists of four capacitive isolated digital channels that must be powered by two isolated supply voltages. The device is typically operated using 5V, 3.3V or 2.5V and the primary and secondary sides can be independently powered with any voltage within the operating conditions. The WPME-CDIS integrates the isolation capacitors in addition to the modulators and demodulators needed to construct the four isolated channels.

The isolation channels are realized using on/off key (OOK) modulation to transmit high or low speed signals through silicon dioxide isolation barriers. The on-chip oscillator is used to modulate the schmitt-triggered input signal. The modulator generates a differential signal that is transmitted through the capacitive isolation lines. The demodulator is located on the output side of the signal channel and used to amplify, filter and reconstruct the input signal with minimum propagation delay and distortion. Finally, the output of the demodulator is given to the output through buffer to improve the driving strength.

PROTECTION FEATURES 19

19.1 Input/Output Undervoltage Lockout (UVLO)

The device incorporates input and output undervoltage lockout (UVLO) to protect from unexpected behavior at input voltages below the recommended values. The thresholds of the UVLO are indicated in the ELECTRICAL SPECIFICATIONS.

© September 2023 Datasheet Version 1.0 29



20 TYPICAL APPLICATION

The figure below depicts a typical application for a digital isolator used in serial port interface (SPI) communication between a microcontroller and analog to digital converter (ADC).




Figure 36: Typical application: SPI bus.

The 18014115401H and 18014115401L are shown in the above diagram in a conventional SPI implementation. The channel configuration allows for appropriate isolation and communication between the controller and peripheral devices.

Datasheet Version 1.0 www.we-online.com/digitalisolators

30



HANDLING RECOMMENDATIONS 21

- 1. The digital isolator is classified as MSL3 (JEDEC Moisture Sensitivity Level 3) and requires special handling due to moisture sensitivity (JEDEC J-STD033D).
- 2. The parts are delivered in a sealed bag (Moisture Barrier Bag = MBB) and should be processed within one year.
- 3. When opening the moisture barrier bag, check the Humidity Indicator Card (HIC) for the color status. Bake parts prior to soldering in case indicator color has changed according to the notes on the card.
- 4. Parts must be processed after 168 hour (7 days) of floor life. Once this time has been exceeded, bake parts prior to soldering per JEDEC J-STD033D recommendation.
- 5. Maximum number of soldering cycles is two.
- 6. For minimum risk, solder the device in the last solder cycle of the PCB production.
- 7. The component lead material is copper (Cu) and the lead finish is Matte Sn (Matte Sn).
- 8. For solder paste use a standard SAC Alloy such as SAC 305, type 3 or higher.
- 9. The profile below is valid for convection reflow only.
- 10. Other soldering methods (e.g. vapor phase) are not verified and have to be validated by the customer at their own risk.

21.1 Soldering Profile

Table 18: Reflow solder profile

Profile Feature	Symbol	Value
Preheat temperature minimum	T _{s_min}	150°C
Preheat temperature maximum	T _{s_max}	200°C
Preheat time from T_{s_min} to T_{s_max}	ts	60-120 seconds
Liquidous temperature	T _L	217°C
Time maintained above T_L	t _L	60-90 seconds
Classification temperature	T _C	260°C
Peak package body temperature	T _P	$T_P \leq T_C$
Time within T _C - 5°C and T _C	t _P	$t_P \leq 30 \ seconds$
Ramp-up Rate $(T_L \text{ to } T_p)$		3°C/second maximum
Ramp-down rate $(T_p \text{ to } T_L)$		6°C/second maximum
Time 25°C to peak temperature		8 minutes maximum

Please refer to JEDEC J-STD020 for further information pertaining to reflow soldering of electronic components.




Figure 37: Soldering profile.

© September 2023 31



32

22 PHYSICAL DIMENSIONS

22.1 Component




Figure 38: Component dimensions.

All dimensions in mm Tolerance: $xx.x = \pm 0.5$ mm; $xx.xx = \pm 0.25$ mm unless otherwise noted

Datasheet Version 1.0 © September 2023



22.2 Recommended Landpattern





Figure 39: Recommended landpattern dimensions. All dimensions in mm.



22.3 Packaging

Reel in mm






Figure 40: Reel dimensions.

Table 19: Reel dimensions.


Α	В	С	D	N	W1	W2	W3	W3
±2.00	min.	min.	min.	min.	+2.00	max.	min.	max.
330.00	1.50	12.80	20.20	60.00	16.40	22.40	15.90	19.40

Reel material is polystyrene. All dimensions in mm.



35

Tape in mm






Figure 41: Tape dimensions.

Table 20: Tape dimensions part 1.

AO	ВО	DO	D1	E1	E2	F	P0	P1	P2	W
typ.	typ.	min.	±0.10	min.	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10
10.90	10.70	1.50	1.50	1.75	14.25	7.50	4.00	12.00	2.00	16.00

Table 21: Tape dimensions part 2.

КО	T	T1	T2
typ.	typ.	ref.	typ.
3.2	0.35	0.1	3.4

Tape material is polystyrene. All dimensions in mm.

Datasheet Version 1.0 © September 2023

Digital Isolator

WPME-CDIS - Capacitive Digital Isolator Standard



23 DOCUMENT HISTORY

Table 22: Document history.

Revision	Date	Description	Comment
1.0	September 2023	Initial release of data sheet	

Digital Isolator

WPME-CDIS - Capacitive Digital Isolator Standard



24 LIST OF FIGURES

Pinout	
Marking	4
Dielectric test setup.	
Quiescent current, all channel inputs set to logic high.	14
Quiescent current, all channel inputs set to logic low	14
Quiescent current, all channel inputs set to logic high.	
Quiescent current, all channel inputs set to logic low	15
Quiescent current, all channel inputs set to logic high.	
Quiescent current, all channel inputs set to logic low	
Propagation delay, all channels with low to high transition, C _{LOAD} = 15pF	17
Propagation delay, all channels with high to low transition, C _{LOAD} = 15pF	
18014015401x supply current $V_{CC1} = V_{CC2} = 5V$	18
18014015401x supply current $V_{CC1} = V_{CC2} = 3.3V.$	18
18014015401x supply current $V_{CC1} = V_{CC2} = 2.5V.$	19
18014115401x supply current $V_{CC1} = V_{CC2} = 5V$	19
18014115401x supply current $V_{CC1} = V_{CC2} = 3.3V.$	20
18014115401x supply current $V_{CC1} = V_{CC2} = 2.5V.$	20
18014215401x supply current $V_{CC1} = V_{CC2} = 5V$	21
18014215401x supply current $V_{CC1} = V_{CC2} = 3.3V.$	21
18014215401x supply current $V_{CC1} = V_{CC2} = 2.5V.$	22
Supply current vs. data rate	
High-level output voltage vs. high-level output current.	24
Propagation delay test schematic.	27
· ·	
Tape dimensions.	
	Marking. Dielectric test setup. Quiescent current, all channel inputs set to logic high. Quiescent current, all channel inputs set to logic low. Quiescent current, all channel inputs set to logic low. Quiescent current, all channel inputs set to logic high. Quiescent current, all channel inputs set to logic high. Quiescent current, all channel inputs set to logic low. Propagation delay, all channels with low to high transition, CLOAD = 15pF. Propagation delay, all channels with high to low transition, CLOAD = 15pF. 18014015401x supply current Vcc1 = Vcc2 = SV. 18014015401x supply current Vcc1 = Vcc2 = SV. 18014015401x supply current Vcc1 = Vcc2 = S.V. 18014115401x supply current Vcc1 = Vcc2 = SV. 18014215401x supply current Vcc1 = Vcc2 = SV. Supply current vs. data rate. Supply current vs. Supply current vs. Supply current vs. Supply current

Digital Isolator

WPME-CDIS - Capacitive Digital Isolator Standard



25 LIST OF TABLES

1	Marking description	4
2	Pin description	4
3	Ordering information	5
4	Absolute maximum ratings	6
5	Operating conditions	6
6	Electrical specifications part 1	7
7	Electrical specifications part 2	8
8	Electrical specifications part 3	9
9	Electrical specifications part 4	10
10	Electrical specifications part 5	11
11	Isolation specification table	11
12	Approvals	12
13	RoHS, REACh	12
14	Package specifications	12
15	I/O truth table	25
16	Enable truth table	25
17	I/O schematics	26
18	Reflow solder profile	31
19	Reel dimensions	34
20	Tape dimensions part 1	35
21	Tape dimensions part 2	35
22	Document history	26



26 CAUTIONS AND WARNINGS

The following conditions apply to all goods within the product series of digital isolators of Würth Elektronik eiSos GmbH & Co. KG:

General:

- All recommendations according to the general technical specifications of the datasheet have to be complied with.
- The usage and operation of the product within ambient conditions which probably alloy or harm the component surface has to be avoided.
- The responsibility for the applicability of customer specific products and use in a particular customer design is always within the authority of the customer. All technical specifications for standard products do also apply for customer specific products
- Residual washing varnish agent that is used during the production to clean the application might change the characteristics of the body, pins or termination. The washing varnish agent could have a negative effect on the long term function of the product. Direct mechanical impact to the product shall be prevented as the material of the body, pins or termination could flake or in the worst case it could break. As these devices are sensitive to electrostatic discharge customer shall follow proper IC Handling Procedures.
- Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Würth Elektronik eiSos GmbH & Co. KG components in its applications, notwithstanding any applications-related information or support that may be provided by Würth Elektronik eiSos GmbH & Co. KG.
- Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences lessen the likelihood of failures that might cause harm and take appropriate remedial actions
- Customer will fully indemnify Würth Elektronik eiSos and its representatives against any damages arising out of the use
 of any Würth Elektronik eiSos GmbH & Co. KG components in safety-critical applications

Product specific:

Follow all instructions mentioned in the datasheet, especially:

- The solder profile has to comply with the technical reflow or wave soldering specification, otherwise this will void the warranty.
- All products are supposed to be used before the end of the period of 12 months based on the product date-code.
- Violation of the technical product specifications such as exceeding the absolute maximum ratings will void the warranty.
- It is also recommended to return the body to the original moisture proof bag and reseal the moisture proof bag again.
- ESD prevention methods need to be followed for manual handling and processing by machinery.

Disclaimer:

This electronic component has been designed and developed for usage in general electronic equipment only. This product is not authorized for use in equipment where a higher safety standard and reliability standard is especially required or where a failure of the product is reasonably expected to cause severe personal injury or death, unless the parties have executed an agreement specifically governing such use. Moreover Würth Elektronik eiSos GmbH & Co. KG products are neither designed nor intended for use in areas such as military, aerospace, aviation, nuclear control, submarine, transportation (automotive control, train control, ship control), transportation signal, disaster prevention, medical, public information network etc. Würth Elektronik eiSos GmbH & Co. KG must be informed about the intent of such usage before the design-in stage. In addition, sufficient reliability evaluation checks for safety must be performed on every electronic component which is used in electrical circuits that require high safety and reliability functions or performance. These cautions and warnings comply with the state of the scientific and technical knowledge and are believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies or incompleteness.

Datasheet Version 1.0 © September 2023



27 IMPORTANT NOTES

General Customer Responsibility

Some goods within the product range of Würth Elektronik eiSos GmbH & Co. KG contain statements regarding general suitability for certain application areas. These statements about suitability are based on our knowledge and experience of typical requirements concerning the areas, serve as general guidance and cannot be estimated as binding statements about the suitability for a customer application. The responsibility for the applicability and use in a particular customer design is always solely within the authority of the customer. Due to this fact it is up to the customer to evaluate, where appropriate to investigate and decide whether the device with the specific product characteristics described in the product specification is valid and suitable for the respective customer application or not. Accordingly, the customer is cautioned to verify that the datasheet is current before placing orders.

Customer Responsibility Related to Specific, in Particular Safety-Relevant, Applications

It has to be clearly pointed out that the possibility of a malfunction of electronic components or failure before the end of the usual lifetime cannot be completely eliminated in the current state of the art, even if the products are operated within the range of the specifications. In certain customer applications requiring a very high level of safety and especially in customer applications in which the malfunction or failure of an electronic component could endanger human life or health it must be ensured by most advanced technological aid of suitable design of the customer application that no injury or damage is caused to third parties in the event of malfunction or failure of an electronic component.

Best Care and Attention

Any product-specific notes, warnings and cautions must be strictly observed. Any disregard will result in the loss of warranty.

Customer Support for Product Specifications

Some products within the product range may contain substances which are subject to restrictions in certain jurisdictions in order to serve specific technical requirements. Necessary information is available on request. In this case the field sales engineer or the internal sales person in charge should be contacted who will be happy to support in this matter.

Product R&D

Due to constant product improvement product specifications may change from time to time. As a standard reporting procedure of the Product Change Notification (PCN) according to the JEDEC-Standard we inform about minor and major changes. In case of further queries regarding the PCN, the field sales engineer or the internal sales person in charge should be contacted. The basic responsibility of the customer as per Section 1 and 2 remains unaffected.

Product Life Cycle

Due to technical progress and economical evaluation we also reserve the right to discontinue production and delivery of products. As a standard reporting procedure of the Product Termination Notification (PTN) according to the JEDEC Standard we will inform at an early stage about inevitable product discontinuance. According to this we cannot guarantee that all products within our product range will always be available. Therefore it needs to be verified with the field sales engineer or the internal sales person in charge about the current product availability expectancy before or when the product for application design-in disposal is considered. The approach named above does not apply in the case of individual agreements deviating from the foregoing for customer-specific products.

Property Rights

All the rights for contractual products produced by Würth Elektronik eiSos GmbH & Co. KG on the basis of ideas, development contracts as well as models or templates that are subject to copyright, patent or commercial protection supplied to the customer will remain with Würth Elektronik eiSos GmbH & Co. KG. Würth Elektronik eiSos GmbH & Co. KG does not warrant or represent that any license, either expressed or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, application, or process in which Würth Elektronik eiSos GmbH & Co. KG components or services are used.

General Terms and Conditions

Unless otherwise agreed in individual contracts, all orders are subject to the current version of the "General Terms and Conditions of Würth Elektronik eiSos Group", last version available at www.we-online.com.

Datasheet Version 1.0 © September 2023