

STM32F722xx STM32F723xx

ARM®-based Cortex®-M7 32b MCU+FPU, 462DMIPS, up to 512KB Flash/256+16+ 4KB RAM, USB OTG HS/FS, 18 TIMs, 3 ADCs, 21 com itf


Data brief

Features

Core: ARM[®] 32-bit Cortex[®]-M7 CPU with FPU, adaptive real-time accelerator (ART Accelerator[™]) and L1-cache: 8 Kbytes of data cache and 8 Kbytes of instruction cache, allowing 0-wait state execution from embedded Flash memory and external memories, frequency up to 216 MHz, MPU, 462 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1) and DSP instructions.

Memories

- Up to 512 Kbytes of Flash memory with protection mechanisms (read and write protections, propriety code readout protection (PCROP))
- 528 bytes of OTP memory
- SRAM: 256 Kbytes (including 64 Kbytes of data TCM RAM for critical real-time data) + 16 Kbytes of instruction TCM RAM (for critical real-time routines) + 4 Kbytes of backup SRAM (available in the lowest power modes)
- Flexible external memory controller with up to 32-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND memories
- Dual mode Quad-SPI
- Clock, reset and supply management
 - 1.7 V to 3.6 V application supply and I/Os
 - POR, PDR, PVD and BOR
 - Dedicated USB power
 - 4-to-26 MHz crystal oscillator
 - Internal 16 MHz factory-trimmed RC (1% accuracy)
 - 32 kHz oscillator for RTC with calibration
 - Internal 32 kHz RC with calibration
- Low-power
 - Sleep, Stop and Standby modes



- V_{BAT} supply for RTC, 32×32 bit backup registers + 4 Kbytes of backup SRAM
- 3×12-bit, 2.4 MSPS ADC: up to 24 channels and 7.2 MSPS in triple interleaved mode
- 2×12-bit D/A converters
- Up to 18 timers: up to thirteen 16-bit (1x low-power 16-bit timer available in Stop mode) and two 32-bit timers, each with up to 4 IC/OC/PWMs or pulse counter and quadrature (incremental) encoder inputs. All 15 timers running up to 216 MHz. 2x watchdogs, SysTick timer
- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
- Debug mode
 - SWD & JTAG interfaces
 - Cortex[®]-M7 Trace Macrocell™
- Up to 140 I/O ports with interrupt capability
 - Up to 136 fast I/Os up to 108 MHz
 - Up to 138 5 V-tolerant I/Os
- Up to 21 communication interfaces
 - Up to 3× I²C interfaces (SMBus/PMBus)
 - Up to 4 USARTs/4 UARTs (27 Mbit/s, ISO7816 interface, LIN, IrDA, modem control)
 - Up to 5 SPIs (up to 50 Mbit/s), 3 with muxed simplex I²Ss for audio class accuracy via internal audio PLL or external clock
 - 2 x SAIs (serial audio interface)

September 2016 DocID028479 Rev 1 1/121

- 1 x CAN (2.0B active)
- 2 x SDMMCs
- Advanced connectivity
 - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
 - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and on-chip Hi-speed PHY or ULPI depending on the product
- True random number generator
- CRC calculation unit
- RTC: subsecond accuracy, hardware calendar
- 96-bit unique ID

Table 1. Device summary

	•
Reference	Part number
STM32F722xx	STM32F722IE, STM32F722ZE, STM32F722VE, STM32F722RE, STM32F722IC, STM32F722VC, STM32F722VC, STM32F722RC
STM32F723xx	STM32F723IE, STM32F723ZE, STM32F723VE, STM32F723IC, STM32F723ZC

Contents

1	Description							
	1.1	Full compatibility throughout the family	12					
	1.2	STM32F723xx versus STM32F722xx LQFP144/LQFP176 packages:	14					
2	Fund	ctional overview	16					
	2.1	ARM® Cortex®-M7 with FPU	16					
	2.2	Memory protection unit	16					
	2.3	Embedded Flash memory	17					
	2.4	CRC (cyclic redundancy check) calculation unit	17					
	2.5	Embedded SRAM	17					
	2.6	AXI-AHB bus matrix	18					
	2.7	DMA controller (DMA)	19					
	2.8	Flexible memory controller (FMC)	20					
	2.9	Quad-SPI memory interface (QUADSPI)	20					
	2.10	Nested vectored interrupt controller (NVIC)	21					
	2.11	External interrupt/event controller (EXTI)	21					
	2.12	Clocks and startup						
	2.13	Boot modes	22					
	2.14	Power supply schemes	22					
	2.15	Power supply supervisor	24					
		2.15.1 Internal reset ON	. 24					
		2.15.2 Internal reset OFF	. 24					
	2.16	Voltage regulator	26					
		2.16.1 Regulator ON	. 26					
		2.16.2 Regulator OFF	. 27					
		2.16.3 Regulator ON/OFF and internal reset ON/OFF availability	. 30					
	2.17	Real-time clock (RTC), backup SRAM and backup registers	30					
	2.18	Low-power modes	31					
	2.19	V _{BAT} operation	32					
	2.20	Timers and watchdogs	32					
		2.20.1 Advanced-control timers (TIM1, TIM8)	. 34					
		2.20.2 General-purpose timers (TIMx)	. 34					



		2.20.3 Basic timers TIM6 and TIM7	34
		2.20.4 Low-power timer (LPTIM1)	35
		2.20.5 Independent watchdog	35
		2.20.6 Window watchdog	
		2.20.7 SysTick timer	
	2.21	Inter-integrated circuit interface (I ² C)	36
	2.22	Universal synchronous/asynchronous receiver transmitters (USART)	37
	2.23	Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S) .	38
	2.24	Serial audio interface (SAI)	38
	2.25	Audio PLL (PLLI2S)	39
	2.26	Audio PLL (PLLSAI)	39
	2.27	SD/SDIO/MMC card host interface (SDMMC)	39
	2.28	Controller area network (bxCAN)	39
	2.29	Universal serial bus on-the-go full-speed (OTG_FS)	40
	2.30	Universal serial bus on-the-go high-speed (OTG_HS)	40
		2.30.1 Universal Serial Bus controller on-the-go High-Speed PHY controller (USBPHYC) only on STM32F723xx devices	41
	2.31	Random number generator (RNG)	41
	2.32	General-purpose input/outputs (GPIOs)	41
	2.33	Analog-to-digital converters (ADCs)	41
	2.34	Temperature sensor	42
	2.35	Digital-to-analog converter (DAC)	42
	2.36	Serial wire JTAG debug port (SWJ-DP)	42
	2.37	Embedded Trace Macrocell™	43
3	Pino	uts and pin description	44
4	Mem	ory mapping	96
5	Pack	age information	01
	5.1	LQFP64 – 10 x 10 mm, low-profile quad flat package information 1	01
	5.2	LQFP100, 14 x 14 mm low-profile quad flat package information 1	03
	5.3	LQFP144, 20 x 20 mm low-profile quad flat package information 1	05
	5.4	LQFP176 24 x 24 mm low-profile quad flat package information 1	07
	5.5	UFBGA144 package information	10



	5.6	UFBGA 176+25, 10 x 10, 0.65 mm ultra thin-pitch ball grid array package information	.112
	5.7	WLCSP100 - 0.4 mm pitch wafer level chip scale package information .	
	5.8	Thermal characteristics	.117
6	Order	ing information	118
Appendix	A Re	ecommendations when using internal reset OFF	119
	A.1	Operating conditions	.119
Revision	history	/	120



List of tables

Table 1.	Device summary	2
Table 2.	STM32F722xx and STM32F723xx features and peripheral counts	10
Table 3.	Voltage regulator configuration mode versus device operating mode	
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability	30
Table 5.	Voltage regulator modes in stop mode	31
Table 6.	Timer feature comparison	33
Table 7.	I2C implementation	36
Table 8.	USART implementation	37
Table 9.	Legend/abbreviations used in the pinout table	54
Table 10.	STM32F722xx and STM32F723xx pin and ball definition	
Table 11.	FMC pin definition	82
Table 12.	STM32F722xx and STM32F723xx alternate function mapping	85
Table 13.	STM32F722xx and STM32F723xx register boundary	
	addresses	
Table 14.	LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical data	
Table 15.	LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanical data	103
Table 16.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package	
	mechanical data	105
Table 17.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package	
	mechanical data	107
Table 18.	UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
	array package mechanical data	
Table 19.	UFBGA144 recommended PCB design rules (0.50 mm pitch BGA)	111
Table 20.	UFBGA176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array	
	package mechanical data	112
Table 21.	UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)	113
Table 22.	WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale	
	package mechanical data	
Table 23.	WLCSP100 recommended PCB design rules (0.4 mm pitch)	
Table 24.	Ordering information scheme	
Table 25.	Limitations depending on the operating power supply range	
Table 26.	Document revision history	120



List of figures

Figure 1.	Compatible board design for LQFP100 package	12
Figure 2.	Compatible board design for LQFP64 package	13
Figure 3.	Compatible board design for LQFP144 package	14
Figure 4.	Compatible board design for LQFP176 package	14
Figure 5.	STM32F722xx and STM32F723xx block diagram	15
Figure 6.	STM32F722xx and STM32F723xx AXI-AHB bus matrix architecture ⁽¹⁾	
Figure 7.	VDDUSB connected to VDD power supply	
Figure 8.	VDDUSB connected to external power supply	
Figure 9.	Power supply supervisor interconnection with internal reset OFF	
Figure 10.	PDR_ON control with internal reset OFF	
Figure 11.	Regulator OFF	
Figure 12.	Startup in regulator OFF: slow V _{DD} slope	20
ga. 5 . <u>-</u> .	- power-down reset risen after V _{CAP 1} /V _{CAP 2} stabilization	29
Figure 13.	Startup in regulator OFF mode: fast V_{DD} slope	20
rigure ro.	- power-down reset risen before V _{CAP_1} /V _{CAP_2} stabilization	29
Figure 14.	STM32F722xx LQFP64 pinout	44
Figure 15.	STM32F722xx LQFP100 pinout	
Figure 16.	STM32F723xx WLCSP100 ballout (with OTG PHY HS)	
Figure 17.	STM32F722xx LQFP144 pinout	
Figure 17.	STM32F723xx LQFP144 pinout	
Figure 19.	STM32F723xx UFBGA144 ballout (with OTG PHY HS).	
Figure 19.	STM32F722xx LQFP176 pinout	
•		
Figure 21.	STM32F723xx LQFP176 pinout	
Figure 22.	STM32F723xx UFBGA176 ballout	
Figure 23.	STM32F723xx UFBGA176 ballout (with OTG PHY HS)	
Figure 24.	Memory map	
Figure 25.	LQFP64 – 10 x 10 mm, low-profile quad flat package outline	
Figure 26.	LQFP64 – 10 x 10 mm, low-profile quad flat package recommended footprint	
Figure 27.	LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline	103
Figure 28.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package	404
F:	recommended footprint	
Figure 29.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline	105
Figure 30.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package	400
	recommended footprint	
Figure 31.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package outline	107
Figure 32.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package	
	recommended footprint	109
Figure 33.	UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
	array package outline	110
Figure 34.	UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
	array package recommended footprint	111
Figure 35.	UFBGA 176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array	
	package outline	112
Figure 36.	UFBGA176+25, 10 x 10 mm x 0.65 mm, ultra fine-pitch ball grid array	
	package recommended footprint	113
Figure 37.	WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale	
	package outline	114
Figure 38.	WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale	



DocID028479 Rev 1



1 Description

The STM32F722xx and STM32F723xx devices are based on the high-performance ARM[®] Cortex[®]-M7 32-bit RISC core operating at up to 216 MHz frequency. The Cortex[®]-M7 core features a single floating point unit (SFPU) precision which supports ARM[®] single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances the application security.

The STM32F722xx and STM32F723xx devices incorporate high-speed embedded memories with a Flash memory up to 512 Kbytes, 256 Kbytes of SRAM (including 64 Kbytes of data TCM RAM for critical real-time data), 16 Kbytes of instruction TCM RAM (for critical real-time routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memories access.

All the devices offer three 12-bit ADCs, two DACs, a low-power RTC, thirteen general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, a true random number generator (RNG). They also feature standard and advanced communication interfaces.

- Up to three I²Cs
- Five SPIs, three I²Ss in half duplex mode. To achieve the audio class accuracy, the I²S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI in the STM32F722xx devices and with the integrated HS PHY in the STM32F723xx devices)
- One CAN
- Two SAI serial audio interfaces
- Two SDMMC host interfaces

Advanced peripherals include two SDMMC interfaces, a flexible memory control (FMC) interface, a Quad-SPI Flash memory interface. Refer to *Table 2: STM32F722xx and STM32F723xx features and peripheral counts* for the list of peripherals available on each part number.

The STM32F722xx and STM32F723xx devices operate in the –40 to +105 °C temperature range from a 1.7 to 3.6 V power supply. Dedicated supply inputs for the USB (OTG_FS and OTG_HS) and the SDMMC2 (clock, command and 4-bit data) are available on all the packages except LQFP100 and LQFP64 for a greater power supply choice.

The supply voltage can drop to 1.7 V with the use of an external power supply supervisor (refer to Section 2.15.2: Internal reset OFF). A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F722xx and STM32F723xx devices offer devices in 7 packages ranging from 64 pins to 176 pins. The set of included peripherals changes with the device chosen.



These features make the STM32F722xx and STM32F723xx microcontrollers suitable for a wide range of applications:

- Motor drive and application control,
- Medical equipment,
- Industrial applications: PLC, inverters, circuit breakers,
- · Printers, and scanners,
- Alarm systems, video intercom, and HVAC,
- Home audio appliances,
- Mobile applications, Internet of Things,
- Wearable devices: smartwatches.

Figure 5 shows the general block diagram of the device family

Table 2. STM32F722xx and STM32F723xx features and peripheral counts

Perip	pherals	STM32	F72xRx	STM32	F72xVx	STM32	F72xZx	STM32	2F72xlx
Flash memory in Kbytes	S	256	512	256	512	256	512	256	512
System		256(176+16+64)							
SRAM in Kbytes	Instruction				1	6			
	Backup	4							
FMC memory controller		١	Ю			Ye	s ⁽¹⁾		
Quad-SPI					Υ	es			
	General-purpose				10) ⁽²⁾			
Timers	Advanced-control				:	2			
	Basic				:	2			
	Low-power	No 1							
Random number genera					Υ	es			
	SPI / I ² S	$3/3 \text{ (simplex)}^{(3)}$ $4/3 \text{ (simplex)}^{(3)}$ $5/3 \text{ (simplex)}^{(3)}$				nplex) ⁽³⁾			
	I ² C	3							
	USART/UART	4/2 4/4							
	USB OTG FS	Yes							
Communication	USB OTG HS ⁽⁴⁾	Yes							
interfaces	USB OTG PHY HS controller (USBPHYC)	No Yes ⁽¹⁰⁾							
	CAN	1							
	SAI				:	2			
	SDMMC1				Y	es			
	SDMMC2	١	No.			Yes	(5)(6)		
GPIOs		5	50		132F722xx 132F723xx		И32F722xx И32F723xx		M32F722xx M32F723xx
12-bit ADC					:	3		•	
Number of channels		16 24							
12-bit DAC Number of channels		Yes 2							
Maximum CPU frequen	су				216 N	ЛНz ⁽⁷⁾			



Table 2. STM32F722xx and STM32F723xx features and peripheral counts (continued)

Peripherals	STM32F72xRx	STM32F72xVx	STM32F72xZx	STM32F72xlx		
Operating voltage	1.7 to 3.6 V ⁽⁸⁾					
Operating temperatures	Ambient temperatures: -40 to +85 °C /-40 to +105 °C					
Operating temperatures	Junction temperature: -40 to + 125 °C					
Package	LQFP64 ⁽⁹⁾	LQFP100 ⁽⁹⁾ WLCSP100 ⁽¹⁰⁾	LQFP144 UFBGA144 ⁽¹⁰⁾	UFBGA176 LQFP176		

- For the LQFP100 package, only FMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select.
- 2. On the STM32F723xx device packages, except the 176-pin ones, the TIM12 is not available, so there are 9 general-purpose timers.
- The SPI1, SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I²S audio mode.
- 4. USB OTG HS with the ULPI on the STM32F722xx devices and with integrated HS PHY on the STM32F723xx devices.
- The SDMMC2 supports a dedicated power rail for clock, command and data 0..4 lines, feature available starting from 144 pin package.
- 6. The SDMMC2 is not available on the STM32F723Vx devices.
- 7. 216 MHz maximum frequency for 40°C to + 85°C ambient temperature range (200 MHz maximum frequency for 40°C to + 105°C ambient temperature range).
- 8. V_{DD}/V_{DDA} minimum value of 1.7 V is obtained when the internal reset is OFF (refer to Section 2.15.2: Internal reset OFF).
- 9. Available only on the STM32F722xx devices.
- 10. Available only on the STM32F723xx devices.



1.1 Full compatibility throughout the family

The STM32F722xx devices are fully pin-to-pin, compatible with the STM32F7x5xx, STM32F7x6xx, STM32F7x7xx devices.

The STM32F722xx devices are fully pin-to-pin, compatible with the STM32F4xxxx devices, allowing the user to try different peripherals, and reaching higher performances (higher frequency) for a greater degree of freedom during the development cycle.

Figure 1 and Figure 2 give compatible board designs between the STM32F722xx and STM32F4xx families.




Figure 1. Compatible board design for LQFP100 package






Figure 2. Compatible board design for LQFP64 package

The STM32F722xx LQFP144, UFBGA176 and LQFP176 packages are fully pin to pin compatible with the STM32F4xx devices.

1.2 STM32F723xx versus STM32F722xx LQFP144/LQFP176 packages:







Figure 4. Compatible board design for LQFP176 package






Figure 5. STM32F722xx and STM32F723xx block diagram

57/

DocID028479 Rev 1

The timers connected to APB2 are clocked from TIMxCLK up to 216 MHz, while the timers connected to APB1 are clocked from TIMxCLK either up to 108 MHz or 216 MHz depending on TIMPRE bit configuration in the RCC_DCKCFGR register.

2. Available only on the STM32F723xx devices.

2 Functional overview

2.1 ARM® Cortex®-M7 with FPU

The ARM® Cortex®-M7 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and low interrupt latency.

The Cortex[®]-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard caches (8 Kbytes of I-cache and 8 Kbytes of D-cache)
- 64-bit AXI4 interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The processor supports the following memory interfaces:

- Tightly Coupled Memory (TCM) interface.
- Harvard instruction and data caches and AXI master (AXIM) interface.
- Dedicated low-latency AHB-Lite peripheral (AHBP) interface.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

It supports single precision FPU (floating point unit), speeds up software development by using metalanguage development tools, while avoiding saturation.

Figure 5 shows the general block diagram of the STM32F722xx and STM32F723xx family.

Note: Cortex[®]-M7 with FPU core is binary compatible with the Cortex[®]-M4 core.

2.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

DocID028479 Rev 1



2.3 Embedded Flash memory

The STM32F722xx and STM32F723xx devices embed a Flash memory of up to 512 Kbytes available for storing programs and data.

The flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
 - Level 0: no readout protection
 - Level 1: No access (read, erase, program) to the Flash memory or backup SRAM can be performed while the debug feature is connected or while booting from RAM or system memory bootloader
 - Level 2: debug/chip read protection disabled.
- Write protection (WRP): the protected area is protected against erasing and programming.
- Proprietary code readout protection (PCROP): Flash memory user sectors (0 to 7) can be protected against D-bus read accesses by using the proprietary readout protection (PCROP). The protected area is execute-only.

2.4 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

2.5 Embedded SRAM

All the devices feature:

- System SRAM up to 256 Kbytes:
 - SRAM1 on AHB bus Matrix: 176 Kbytes
 - SRAM2 on AHB bus Matrix: 16 Kbytes
 - DTCM-RAM on TCM interface (Tighly Coupled Memory interface): 64 Kbytes for critical real-time data.
- Instruction RAM (ITCM-RAM) 16 Kbytes:
 - It is mapped on TCM interface and reserved only for CPU Execution/Instruction useful for critical real-time routines.

The Data TCM RAM is accessible by the GP-DMAs and peripheral DMAs through the specific AHB slave of the CPU. The instruction TCM RAM is reserved only for CPU. It is accessed at CPU clock speed with 0 wait states.

4 Kbytes of backup SRAM

This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.




2.6 AXI-AHB bus matrix

The STM32F722xx and STM32F723xx system architecture is based on 2 sub-systems:

- An AXI to multi AHB bridge converting AXI4 protocol to AHB-Lite protocol:
 - 3x AXI to 32-bit AHB bridges connected to AHB bus matrix
 - 1x AXI to 64-bit AHB bridge connected to the embedded Flash memory
- A multi-AHB Bus-Matrix
 - The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, USB HS) and the slaves (Flash memory, RAM, FMC, Quad-SPI, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Figure 6. STM32F722xx and STM32F723xx AXI-AHB bus matrix architecture⁽¹⁾



1. The above figure has large wires for 64-bits bus and thin wires for 32-bits bus.

577

2.7 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. The configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- SPI and I²S
- I²C
- USART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDMMC
- ADC
- SAI
- Quad-SPI



2.8 Flexible memory controller (FMC)

The Flexible memory controller (FMC) includes three memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller
- The Synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) controller

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM)
 - NOR Flash memory/OneNAND Flash memory
 - PSRAM (4 memory banks)
 - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) memories
- 8-, 16-, 32-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is HCLK/2

LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

2.9 Quad-SPI memory interface (QUADSPI)

All the devices embed a Quad-SPI memory interface, which is a specialized communication interface targetting Single, Dual or Quad-SPI Flash memories. It can work in:

- Direct mode through registers
- External Flash status register polling mode
- Memory mapped mode.

Up to 256 Mbytes of external Flash are memory mapped, supporting 8, 16 and 32-bit access. The code execution is supported.

The opcode and the frame format are fully programmable. Communication can be either in Single Data Rate or Dual Data Rate.

47/

2.10 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 110 maskable interrupt channels plus the 16 interrupt lines of the Cortex[®]-M7 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

2.11 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 24 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 140 GPIOs in the STM32F722xx devices (138 GPIOs in the STM32F723xx devices) can be connected to the 16 external interrupt lines.

2.12 Clocks and startup

On reset the 16 MHz internal HSI RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 216 MHz. Similarly, a full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 216 MHz while the maximum frequency of the high-speed APB domains is 108 MHz. The maximum allowed frequency of the low-speed APB domain is 54 MHz.

The devices embed two dedicated PLL (PLLI2S and PLLSAI) which allow to achieve audio class performance. In this case, the I²S and SAI master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

The STM32F723xx devices embed two PLLs inside the PHY HS controller: PHYPLL1 and PHYPLL2. The PHYPLL1 allows to output 60 MHz used as an input for PHYPLL2 which itself allows to generate the 480 Mbps in the USB OTG High Speed mode.

The PHYPLL1 has as input HSE clock.



DocID028479 Rev 1

2.13 Boot modes

At startup, the boot memory space is selected by the BOOT pin and BOOT_ADDx option bytes, allowing to program any boot memory address from 0x0000 0000 to 0x3FFF FFFF which includes:

- All Flash address space mapped on ITCM or AXIM interface
- All RAM address space: ITCM, DTCM RAMs and SRAMs mapped on AXIM interface
- The System memory bootloader

The boot loader is located in system memory. It is used to reprogram the Flash memory through a serial interface.

2.14 Power supply schemes

- V_{DD} = 1.7 to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 1.7 to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.


Note:


The V_{DD}/V_{DDA} minimum value of 1.7 V is obtained when the internal reset is OFF (refer to Section 2.15.2: Internal reset OFF). Refer to Table 3: Voltage regulator configuration mode versus device operating mode to identify the packages supporting this option.

- The V_{DDSDMMC} can be connected either to V_{DD} or an external independent power supply (1.8 to 3.6V) for the SDMMC2 pins (clock, command, and 4-bit data). For example, when the device is powered at 1.8V, an independent power supply 2.7V can be connected to V_{DDSDMMC}. When the V_{DDSDMMC} is connected to a separated power supply, it is independent from V_{DD} or V_{DDA} but it must be the last supply to be provided and the first to disappear. The following conditions V_{DDSDMMC} must be respected:
 - During the power-on phase ($V_{DD} < V_{DD_MIN}$), $V_{DDSDMMC}$ should be always lower than V_{DD}
 - During the power-down phase ($V_{DD} < V_{DD_MIN}$), $V_{DDSDMMC}$ should be always lower than V_{DD}
 - The V_{DDSDMMC} rising and falling time rate specifications must be respected (see Table 20 and Table 21)
 - In the operating mode phase, V_{DDSDMMC} could be lower or higher than V_{DD}:
 All associated GPIOs powered by V_{DDSDMMC} are operating between
 V_{DDSDMMC_MIN} and V_{DDSDMMC_MAX}.
- The V_{DDUSB} can be connected either to V_{DD} or an external independent power supply (3.0 to 3.6V) for USB transceivers (refer to *Figure 7* and *Figure 8*). For example, when the device is powered at 1.8V, an independent power supply 3.3V can be connected to the V_{DDUSB}. When the V_{DDUSB} is connected to a separated power supply, it is independent from V_{DD} or V_{DDA} but it must be the last supply to be provided and the first to disappear. The following conditions V_{DDUSB} must be respected:
 - During the power-on phase (V_{DD} < V_{DD_MIN}), V_{DDUSB} should be always lower than V_{DD}
 - During the power-down phase $(V_{DD} < V_{DD MIN})$, V_{DDUSB} should be always lower

57

- than V_{DD}
- The V_{DDUSB} rising and falling time rate specifications must be respected
- In the operating mode phase, V_{DDUSB} could be lower or higher than V_{DD}:
 - If the USB (USB OTG_HS/OTG_FS) is used, the associated GPIOs powered by $\rm V_{DDUSB}$ are operating between $\rm V_{DDUSB_MIN}$ and $\rm V_{DDUSB_MAX}.$
 - The V_{DDUSB} supplies both USB transceiver (USB OTG_HS and USB OTG_FS). If only one USB transceiver is used in the application, the GPIOs associated to the other USB transceiver are still supplied by V_{DDUSB} .
 - If the USB (USB OTG_HS/OTG_FS) is not used, the associated GPIOs powered by $\rm V_{DDUSB}$ are operating between $\rm V_{DD\ MIN}$ and $\rm V_{DD_MAX}.$





DocID028479 Rev 1

On the STM32F7x3xx devices, the USB OTG HS sub-system uses an additional power supply pin:

 The VDD12OTGHS pin is the output of PHY HS regulator (1.2V). An external capacitor of 2.2 μF must be connected on the VDD12OTGHS pin.

2.15 Power supply supervisor

2.15.1 Internal reset ON

On packages embedding the PDR_ON pin, the power supply supervisor is enabled by holding PDR_ON high. On the other packages, the power supply supervisor is always enabled.

The device has an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default BOR thresholds, or to disable BOR permanently. Three BOR thresholds are available through option bytes. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for an external reset circuit.

The device also features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

2.15.2 Internal reset OFF

This feature is available only on packages featuring the PDR_ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled through the PDR_ON pin.

An external power supply supervisor should monitor V_{DD} and NRST and should maintain the device in reset mode as long as V_{DD} is below a specified threshold. PDR_ON should be connected to V_{SS} . Refer to Figure 9: Power supply supervisor interconnection with internal reset OFF.

57/




Figure 9. Power supply supervisor interconnection with internal reset OFF

The V_{DD} specified threshold, below which the device must be maintained under reset, is 1.7 V (see *Figure 10*).

A comprehensive set of power-saving mode allows to design low-power applications.

When the internal reset is OFF, the following integrated features are no more supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled
- The brownout reset (BOR) circuitry must be disabled
- The embedded programmable voltage detector (PVD) is disabled
- V_{BAT} functionality is no more available and V_{BAT} pin should be connected to V_{DD}.

All packages, except for the LQFP100, allow to disable the internal reset through the PDR_ON signal when connected to V_{SS} .




Figure 10. PDR_ON control with internal reset OFF

DocID028479 Rev 1

2.16 Voltage regulator

The regulator has four operating modes:

- Regulator ON
 - Main regulator mode (MR)
 - Low power regulator (LPR)
 - Power-down
- Regulator OFF

2.16.1 Regulator ON

On packages embedding the BYPASS_REG pin, the regulator is enabled by holding BYPASS_REG low. On all other packages, the regulator is always enabled.

There are three power modes configured by software when the regulator is ON:

- MR mode used in Run/sleep modes or in Stop modes
 - In Run/Sleep modes

The MR mode is used either in the normal mode (default mode) or the over-drive mode (enabled by software). Different voltages scaling are provided to reach the best compromise between maximum frequency and dynamic power consumption. The over-drive mode allows operating at a higher frequency than the normal mode for a given voltage scaling.

In Stop modes

The MR can be configured in two ways during stop mode:

MR operates in normal mode (default mode of MR in stop mode)

MR operates in under-drive mode (reduced leakage mode).

• LPR is used in the Stop modes:

The LP regulator mode is configured by software when entering Stop mode.

Like the MR mode, the LPR can be configured in two ways during stop mode:

- LPR operates in normal mode (default mode when LPR is ON)
- LPR operates in under-drive mode (reduced leakage mode).
- Power-down is used in Standby mode.

The Power-down mode is activated only when entering in Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost.

Refer to Table 3 for a summary of voltage regulator modes versus device operating modes.

The V_{CAP_1} and V_{CAP_2} pins must be connected to 2*2.2 μ F, ESR < 2 Ω (or 1*4.7 μ F, ESR between $0.1~\Omega$ and $0.2~\Omega$ if only the V_{CAP_1} pin is provided (on LQFP64 package)).

All the packages have the regulator ON feature.

Voltage regulator configuration	Run mode	Sleep mode	Stop mode	Standby mode
Normal mode	MR	MR	MR or LPR	-
Over-drive mode ⁽²⁾	MR	MR	-	-
Under-drive mode	-	-	MR or LPR	-
Power-down mode	-	-	-	Yes

Table 3. Voltage regulator configuration mode versus device operating mode⁽¹⁾

2.16.2 Regulator OFF

This feature is available only on packages featuring the BYPASS_REG pin. The regulator is disabled by holding BYPASS_REG high. The regulator OFF mode allows to supply externally a V_{12} voltage source through V_{CAP_1} and V_{CAP_2} pins.

Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. The two 2.2 μ F ceramic capacitors should be replaced by two 100 nF decoupling capacitors.

When the regulator is OFF, there is no more internal monitoring on V_{12} . An external power supply supervisor should be used to monitor the V_{12} of the logic power domain. The PA0 pin should be used for this purpose, and act as power-on reset on V_{12} power domain.

In regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset a part of the V₁₂ logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.
- The over-drive and under-drive modes are not available.
- The Standby mode is not available.



^{1. &#}x27;-' means that the corresponding configuration is not available.

^{2.} The over-drive mode is not available when V_{DD} = 1.7 to 2.1 V.

External V_{CAP_1/2} power supply supervisor Ext. reset controller active when V_{CAP_1/2} < Min V₁₂

PAO NRST

V_{DD}

BYPASS_REG

V_{CAP_1}

V_{CAP_2}

ai18498V3

Figure 11. Regulator OFF

The following conditions must be respected:

- V_{DD} should always be higher than V_{CAP_1} and V_{CAP_2} to avoid current injection between power domains.
- If the time for V_{CAP_1} and V_{CAP_2} to reach V_{12} minimum value is faster than the time for V_{DD} to reach 1.7 V, then PA0 should be kept low to cover both conditions: until V_{CAP_1} and V_{CAP_2} reach V_{12} minimum value and until V_{DD} reaches 1.7 V (see *Figure 12*).
- Otherwise, if the time for V_{CAP_1} and V_{CAP_2} to reach V₁₂ minimum value is slower than the time for V_{DD} to reach 1.7 V, then PA0 could be asserted low externally (see Figure 13).
- If V_{CAP_1} and V_{CAP_2} go below V₁₂ minimum value and V_{DD} is higher than 1.7 V, then a
 reset must be asserted on PA0 pin.

Note: The minimum value of V_{12} depends on the maximum frequency targeted in the application.

Note: On the LQFP64 pin package, the V_{CAP 2} is not available.





Figure 12. Startup in regulator OFF: slow $\rm V_{DD}$ slope - power-down reset risen after $\rm V_{CAP~1}/V_{CAP~2}$ stabilization

1. This figure is valid whatever the internal reset mode (ON or OFF).





1. This figure is valid whatever the internal reset mode (ON or OFF).

2.16.3 Regulator ON/OFF and internal reset ON/OFF availability

Table 4. Regulator ON/OFF and internal reset ON/OFF availability

Package	Regulator ON	Internal reset ON	Internal reset OFF	
LQFP64, LQFP100	Yes	Regulator OFF No	Yes	No
LQFP144			Yes	Yes
LQFP176, UFBGA144, UFBGA176	Yes BYPASS_REG set to V _{SS}	Yes BYPASS_REG set to V _{DD}	PDR_ON set to V _{DD}	PDR_ON set to V _{SS}

2.17 Real-time clock (RTC), backup SRAM and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to V_{BAT} mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC and the 32 backup registers are supplied through a switch that takes power either from the V_{DD} supply when present or from the V_{BAT} pin.

The backup registers are 32-bit registers used to store 128 bytes of user application data when VDD power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator(LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32

The RTC is functional in V_{BAT} mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in V_{BAT} mode, but is functional in all low-power modes.



All the RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.

2.18 Low-power modes

The devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

• Stop mode

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The voltage regulator can be put either in main regulator mode (MR) or in low-power mode (LPR). Both modes can be configured as follows (see *Table 5: Voltage regulator modes in stop mode*):

- Normal mode (default mode when MR or LPR is enabled)
- Under-drive mode.

The device can be woken up from the Stop mode by any of the EXTI line (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm / wakeup / tamper / time stamp events, the USB OTG FS/HS wakeup and the LPTIM1 asynchronous interrupt).

Voltage regulator configuration	Main regulator (MR)	Low-power regulator (LPR)
Normal mode	MR ON	LPR ON
Under-drive mode	MR in under-drive mode	LPR in under-drive mode

Table 5. Voltage regulator modes in stop mode

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.

The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising or falling edge on one of the 6 WKUP pins (PA0, PA2, PC1, PC13, PI8, PI11), or an RTC alarm / wakeup / tamper /time stamp event occurs.

The Standby mode is not supported when the embedded voltage regulator is bypassed and the 1.2 V domain is controlled by an external power.

2.19 V_{BAT} operation

The V_{BAT} pin allows to power the device V_{BAT} domain from an external battery, an external supercapacitor, or from V_{DD} when no external battery and an external supercapacitor are present.

The V_{BAT} operation is activated when V_{DD} is not present.

The V_{BAT} pin supplies the RTC, the backup registers and the backup SRAM.

Note: When the microcontroller is supplied from V_{BAT} , external interrupts and RTC alarm/events do not exit it from V_{BAT} operation.

When PDR_ON pin is connected to V_{SS} (Internal Reset OFF), the V_{BAT} functionality is no more available and V_{BAT} pin should be connected to V_{DD} .

2.20 Timers and watchdogs

The devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.

All timer counters can be frozen in debug mode.

Table 6 compares the features of the advanced-control, general-purpose and basic timers.

577

Table 6. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complem entary output	Max interface clock (MHz)	Max timer clock (MHz) ⁽¹⁾
Advanced -control	TIM1, TIM8	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	108	216
	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	54	108/216
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	54	108/216
General	TIM9	16-bit	Up	Any integer between 1 and 65536	No	2	No	108	216
purpose	TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No	108	216
	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	No	54	108/216
	TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No	54	108/216
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	54	108/216

^{1.} The maximum timer clock is either 108 or 216 MHz depending on TIMPRE bit configuration in the RCC_DCKCFGR register.

2.20.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- · One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

The TIM1 and TIM8 support independent DMA request generation.

2.20.2 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32F722xx and STM32F723xx devices (see *Table 6* for differences).

TIM2, TIM3, TIM4, TIM5

The STM32F722xx and STM32F723xx include 4 full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4. The TIM2 and TIM5 timers are based on a 32-bit autoreload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

• TIM9, TIM10, TIM11, TIM12, TIM13, and TIM14

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10, TIM11, TIM13, and TIM14 feature one independent channel, whereas TIM9 and TIM12 have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

2.20.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

The TIM6 and TIM7 support independent DMA request generation.



2.20.4 Low-power timer (LPTIM1)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one-shot mode
- Selectable software / hardware input trigger
- Selectable clock source:
- Internal clock source: LSE, LSI, HSI or APB clock
- External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- · Programmable digital glitch filter
- Encoder mode

2.20.5 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

2.20.6 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

2.20.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

2.21 Inter-integrated circuit interface (I²C)

The device embeds 3 I²Cs. Refer to *Table 7: I2C implementation* for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (Packet Error Checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power System Management Protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I²C communication speed to be independent from the PCLK reprogramming.
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 7. I²C implementation

I ² C features ⁽¹⁾	I2C1	I2C2	I2C3
Standard-mode (up to 100 kbit/s)	X	Х	Х
Fast-mode (up to 400 kbit/s)	Х	Х	Х
Fast-mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х
Programmable analog and digital noise filters	Х	Х	Х
SMBus/PMBus hardware support	Х	Х	Х
Independent clock	Х	Х	Х

1. X: supported.

2.22 Universal synchronous/asynchronous receiver transmitters (USART)

The device embeds USARTs. Refer to *Table 8: USART implementation* for the features implementation.

The universal synchronous asynchronous receiver transmitter (USART) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format.

The USART peripheral supports:

- Full-duplex asynchronous communications
- Configurable oversampling method by 16 or 8 to give flexibility between speed and clock tolerance
- Dual clock domain allowing convenient baud rate programming independent from the PCLK reprogramming
- A common programmable transmit and receive baud rate of up to 27 Mbit/s when USART clock source is system clock frequency (max is 216 MHz) and oversampling by 8 is used.
- Auto baud rate detection
- Programmable data word length (7 or 8 or 9 bits) word length
- Programmable data order with MSB-first or LSB-first shifting
- Progarmmable parity (odd, even, no parity)
- Configurable stop bits (1 or 1.5 or 2 stop bits)
- Synchronous mode and clock output for synchronous communications
- Single-wire half-duplex communications
- Separate signal polarity control for transmission and reception
- Swappable Tx/Rx pin configuration
- Hardware flow control for modem and RS-485 transceiver
- Multiprocessor communications
- LIN master synchronous break send capability and LIN slave break detection capability
- IrDA SIR encoder decoder supporting 3/16 bit duration for normal mode
- Smartcard mode (T=0 and T=1 asynchronous protocols for Smartcards as defined in the ISO/IEC 7816-3 standard)
- Support for Modbus communication

Table 8 summarizes the implementation of all U(S)ARTs instances

Table 8. USART implementation

features ⁽¹⁾	USART1/2/3/6	UART4/5/7/8
Data Length	7, 8 and	l 9 bits
Hardware flow control for modem	Х	Х
Continuous communication using DMA	Х	Х
Multiprocessor communication	Х	Х
Synchronous mode	Х	-



features ⁽¹⁾	USART1/2/3/6	UART4/5/7/8
Smartcard mode	Х	-
Single-wire half-duplex communication	Х	Х
IrDA SIR ENDEC block	Х	Х
LIN mode	Х	Х
Dual clock domain	Х	Х
Receiver timeout interrupt	Х	Х
Modbus communication	Х	Х
Auto baud rate detection	Х	Х
Driver Enable	Х	Х

Table 8. USART implementation (continued)

2.23 Serial peripheral interface (SPI)/inter- integrated sound interfaces (I²S)

The devices feature up to five SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1, SPI4, and SPI5 can communicate at up to 50 Mbit/s, SPI2 and SPI3 can communicate at up to 25 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable from 4 to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and Hardware CRC calculation. All the SPIs can be served by the DMA controller.

Three standard I²S interfaces (multiplexed with SPI1, SPI2 and SPI3) are available. They can be operated in master or slave mode, in simplex communication modes, and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I²S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I²Sx can be served by the DMA controller.

2.24 Serial audio interface (SAI)

The devices embed two serial audio interfaces.

The serial audio interface is based on two independent audio subblocks which can operate as transmitter or receiver with their FIFO. Many audio protocols are supported by each block: I²S standards, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF output, supporting audio sampling frequencies from 8 kHz up to 192 kHz. Both subblocks can be configured in master or in slave mode.

In master mode, the master clock can be output to the external DAC/CODEC at 256 times of the sampling frequency.

The two sub-blocks can be configured in synchronous mode when full-duplex mode is required.



^{1.} X: supported.

SAI1 and SAI2 can be served by the DMA controller

2.25 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I²S and SAI applications. It allows to achieve an error-free I²S sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.

The PLLI2S configuration can be modified to manage an I²S/SAI sample rate change without disabling the main PLL (PLL) used for CPU and USB interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 KHz to 192 KHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I²S/SAI flow with an external PLL (or Codec output).

2.26 Audio PLL (PLLSAI)

An additional PLL dedicated to audio is used for the SAI1 peripheral in case the PLLI2S is programmed to achieve another audio sampling frequency (49.152 MHz or 11.2896 MHz) and the audio application requires both sampling frequencies simultaneously.

2.27 SD/SDIO/MMC card host interface (SDMMC)

SDMMC host interfaces are available, that support MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 50 MHz, and is compliant with the SD Memory Card Specification Version 2.0.

The SDMMC Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDMMC/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

The SDMMC can be served by the DMA controller

2.28 Controller area network (bxCAN)

The CAN is compliant with the 2.0A and B (active) specifications with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. The CAN has three transmit mailboxes, two receive FIFOs with 3 stages and 28 shared scalable filter banks (all of them can be used even if one CAN is used). 256 bytes of SRAM are allocated to the CAN.



2.29 Universal serial bus on-the-go full-speed (OTG_FS)

The device embeds an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of 1.28 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 1 bidirectional control endpoint + 5 IN endpoints + 5 OUT endpoints
- 12 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Internal FS OTG PHY support
- HNP/SNP/IP inside (no need for any external resistor)
- BCD support

For the OTG/Host modes, a power switch is needed in case bus-powered devices are connected

2.30 Universal serial bus on-the-go high-speed (OTG_HS)

The device embeds an USB OTG high-speed (up to 480 Mbit/s) device/host/OTG peripheral. The USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 Mbit/s).

The STM32F722xx devices feature a UTMI low-pin interface (ULPI) for high-speed operation (480 Mbit/s). When using the USB OTG HS in HS mode, an external PHY device connected to the ULPI is required.

The STM32F723xx devices feature an integrated PHY HS.

The USB OTG HS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of 4 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 8 bidirectional endpoints
- 16 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- For the STM32F722xx devices: External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- For the STM32F723xx devices: Internal HS OTG PHY support.



- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

2.30.1 Universal Serial Bus controller on-the-go High-Speed PHY controller (USBPHYC) only on STM32F723xx devices.

The USB HS PHY controller:

- Sets the PHYPLL1/2 values for the PHY HS
- Sets the other controls on the PHY HS
- Controls and monitors the USB PHY's LDO

2.31 Random number generator (RNG)

All the devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

2.32 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allowing maximum I/O toggling up to 108 MHz.

2.33 Analog-to-digital converters (ADCs)

Three 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 external channels, performing conversions in the single-shot or scan mode. In the scan mode, an automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4, TIM5, or TIM8 timer.



DocID028479 Rev 1

2.34 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with the temperature. The conversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the same input channel as V_{BAT} , ADC1_IN18, which is used to convert the sensor output voltage into a digital value. When the temperature sensor and V_{BAT} conversion are enabled at the same time, only V_{BAT} conversion is performed.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

2.35 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital Interface supports the following features:

- Two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Input voltage reference V_{RFF+}

Eight DAC trigger inputs are used in the device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

2.36 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

The debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

577

2.37 Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F722xx and STM32F723xx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using the USB or any other high-speed channel. The real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. The TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.



3 Pinouts and pin description




Figure 14. STM32F722xx LQFP64 pinout

1. The above figure shows the package top view.





Figure 15. STM32F722xx LQFP100 pinout

577

DocID028479 Rev 1

Figure 16. STM32F723xx WLCSP100 ballout (with OTG PHY HS)



V_{DD}
V_{SS}
PG14
PG13
PG12
PG11
PG10
PG9
PD7
PD6 NO. V_{DD}
PDR_ON
PE1
PE0
PB9
PB9
PB7
PB6
PB7
PB6
PB7
PB6
PB7
PB7
PB6
PB7
PB7
PB7
PB8 ______ PE2 🗖 2 PE3 🗖 PE4 🗖 PE5 🗆 4 104 PA 12 103 PA 11 PE6 🗆 5 VBAT ☐ 6 102 PA 10 101 PA 9 100 PA8 PF0 🗖 10 99 🗅 PC9 98 PC8 PF1 🗖 11 PF2 □ 12 PF3 □ 13 PF4 □ 14 97 | PC7 96 | PC6 PF5 🗖 15 V_{SS} □ 16 V_{DD} 17 PF6 18 PF7 19 PF8 20 92 | PG7 91 | PG6 LQFP144 90 Þ PG5 89 🗖 PG4 PF9 🗖 21 88 | PG3 87 | PG2 86 | PD15 85 PD14 84 V_{DD} 83 | V_{SS} 82 | PD13 81 | PD12 PC2 \ 28 PC3 \ 29 V_{DD} \ 30 V_{SSA} \ 31 V_{REF+} \ 32 V_{DDA} \ 33 PA0 \ 34 PA1 \ 36 80 | PD11 79 □PD10 78 🗀 PD9 77 PD8 76 PB15 75 | PB14 74 | PB13 PA2 36 73 PB12 MS39132V1

Figure 17. STM32F722xx LQFP144 pinout



DocID028479 Rev 1

PE2 d 1 PE3 d 2 107 | V_{SS} 106 | V_{CAP_2} 105 | PA13 PE4 🗖 3 PE5 🗗 4 104 PA12 103 PA11 PE6 🗆 VBAT ☐ 6 PC13 🗖 102 PA10 101 PA9 PC14 🗆 8 PC15 🗗 9 100 PA8 PF0 ☐ 10 99 PC9 PF1 🗖 11 98 PC8 97 | PC7 96 | PC6 PF2 12 PF3 🗖 13 PF4 | 14 PF5 | 15 95 b v_{DDUSB} 94 | V_{SS} 93 | PG8 V_{SS} □ 16 V_{DD} = 17 PF6 = 18 92 | PG5 91 | PG4 PF7 | 19 PF8 | 20 LQFP144 90 PG3 with HS PHY 89 🗖 PG2 PF9 ☐ 21 88 PD15 87 | PD14 86 | V_{DD} PF10 22 PH0 🗖 23 PH1 = 24 NRST = 25 85 \(\subseteq V_{SS} \) 84 | PD13 PC0 ☐ 26 83 | PD12 82 | PD11 81 | PD10 80 | PD9 PC1 🗆 27 PC2 ☐ 28 PC3 29 V_{DD} ☐ 30 V_{SSA} ☐ 31 79 | PD8 78 | PB15 V_{REF+} □ 32 V_{DDA} □ 33 PA 0 □ 34 77 PB14 76 VDD12OTGHS 75 OTG_HS_REXT 74 PB13 PA 1 🗆 35

Figure 18. STM32F723xx LQFP144 pinout

1. The above figure shows the package top view.

PA2 2 36

57/

MS41014V1

73 | PB12

Figure 19. STM32F723xx UFBGA144 ballout (with OTG PHY HS)

	1	2	3	4	5	6	7	8	9	10	11	12
Α	PC13	PE3	PE2	PE1	PE0	PB4	РВ3	PD6	PD7	PA15	PA14	PA13
В	PC14- OSC32_IN	PE4	PE5	PE6	PB9	PB5	PG15	PG12	PD5	PC11	PC10	PA12
С	PC15- OSC32_OUT	VBAT	PF0	PF1	PB8	PB6	PG14	PG11	PD4	PC12	VDDUSB	PA11
D	PH0 - OSC_IN	vss	VDD	PF2	воото	PB7	PG13	PG10	PD3	PD1	PA10	PA9
E	PH1 - OSC_OUT	PF3	PF4	PF5	PDR_ON	vss	vss	PG9	PD2	PD0	PC9	PA8
F	NRST	PF7	PF6	VDD	VDD	VDD	VDD	VDD	VDD	VDD	PC8	PC7
G	PF10	PF9	PF8	vss	VDD	VDD	VDD	vss	VCAP_2	vss	PG8	PC6
н	PC0	PC1	PC2	PC3	BYPASS_ REG	vss	VCAP_1	PE11	PD11	VDD12OTG HS	OTG_HS _REXT	PG5
J	VSSA	PA0	PA4	PC4	PB2	PG1	PE10	PE12	PD10	PG4	PG3	PG2
к	VREF-	PA1	PA5	PC5	PF13	PG0	PE9	PE13	PD9	PD13	PD14	PD15
L	VREF+	PA2	PA6	PB0	PF12	PF15	PE8	PE14	PD8	PD12	PB14	PB15
М	VDDA	PA3	PA7	PB1	PF11	PF14	PE7	PE15	PB10	PB11	PB12	PB13

^{1.} The above figure shows the package top view.



DocID028479 Rev 1

0 □PI1 PE3 □ PE4 □ PE5 □ 2 3 4 5 6 7 ⊐Pl0 □PH15 130 __.... □PH14 129 PE6 □ VBAT □ PI8 □ 128 ⊐PH13 □V_{DD} □V_{SS} □V_{CAP_2} 127 126 8 9 10 PC13□ 125 PC14 | PC15 | PI9 | PI10 | PI11 | □PA13 □PA12 124 123 122 □PA11 12 121 □PA10 13 120 □PA9 vss⊏ 14 119 □PA8 118 PC9 117 PC8 VDD □ 15 16 PF1 □ 17 116 □PC7 115 PC6 114 V_{DDUSB} PF2 □ PF3 □ PF4 □ 18 19 113 DV_{SS} 112 DPG8 111 DPC 20 PF5 □ VSS □ VDD □ 21 22 LQFP176 23 110 □PG6 109 □PG5 108 □PG4 107 ⊐PG3 106 □PG2 PF10 = 28 105 □PD15 29 104 □PD14 □V_{DD}
□V_{SS}
□PD13 PH1 ☐ 30 103 NRST PC0 31 102 PC0 = 32 PC1 = 33 PC2 = 34 PC3 = 35 VDD = 36 101 100 □PD12 □PD11 99 98 □PD10 ⊐PD9 VSSA □ VREF+ □ 37 □PD8 96 38 □PB15 95 VDDA 🖥 39 40 94 □PB14 PA0 | PA1 | PA2 | PH2 | PH3 | □PB13 93 92 | PB12 91 | V_{DD} 41 42 90 DV_{SS} 89 DPH12 43 BY PASS_ MS41015V1

Figure 20. STM32F722xx LQFP176 pinout

57/

UDP17

UDP18

UD □PI1 PE3 □ PE4 □ PE5 □ 2 3 4 5 6 7 131 ⊐PI0 □PH15 □PH14 130 129 PE6 C VBAT C PI8 C 128 □PH13 □V_{DD} □V_{SS} □V_{CAP_2} 127 126 8 9 10 11 PC13 □ 125 PC14 PC15 PI10 PI11 PI11 PI □PA13 □PA12 124 123 122 □PA11 12 13 121 □PA10 120 vss⊏ 119 □PA8 VDD □ PF0 □ 15 118 □PC9 □PC8 117 16 17 116 □PC7 PF2□ PF3□ 18 115 □PC6 19 114 □V_{DDUSB} □V_{SS} PF4□ 20 113 21 22 PF5 □ 112 PG8 LQFP176 VSS = 111 □PG5 □PG4 with HS PHY 23 110 PF6⊏ 24 109 □ PG3 PF7 C 25 108 □PG2 26 27 107 □PD15 PF9 □ 106 □ PD14 PF10 = 28 □V_{DD} □V_{SS} 105 29 30 104 PH1 □ 103 □PD13 NRST C 31 102 □PD12 32 33 101 □PD11 PC1 □ 100 □PD10 PC2□ PC3□ 34 □PD9 99 □PD8 □PB15 35 36 98 VDD □ 97 VSSA □ VREF+ □ 37 96 □PB14 □VDD12OTGHS □OTG_HS_REXT 38 95 VDDA 🗆 39 PA0 □ PA1 □ PA2 □ 40 □PB13 93 93 | PB13 92 | PB12 91 | V_{DD} 90 | V_{SS} 89 | PH12 41 42 PH2□ 43 РН3 ⊏ BYPASS MS41082V1

Figure 21. STM32F723xx LQFP176 pinout



DocID028479 Rev 1




Figure 22. STM32F723xx UFBGA176 ballout

PE2 PE3 PE1 PE0 PB8 PB5 PG14 (PG13) PB4 рвз) PD7 (PC12) (PA15) (PA14 PA13 PB6 PE6 PB9 PB7 В PE4 PE5 PG15 PG12 PG11 PG10 PD6 PD0 PC11 PC10 PA12 VDD SDMMC PI6 PI5 VDD VBAT) PI7 PDR_ON (VDD VDD) PG9 PD5 PD1 PI3 PI2 PA11 С vss vss vss PD4 PD3 PD2 PH15 PI1 PA10 PC13 PI8 PI9 PI4 vss (воот) D PF0 PI10 PI11 PH13 (PH14) PA9 PC14 PI0 Е vss PH2 vss VSS vss vss vss VCAP2 PC9 PA8 (PC15) VDD vss F PH0 vss VDD PH3 vss vss vss vss vss vss VDD PC8 PC7 G PF2 PF1 PH4 vss vss vss vss vss vss (DDUS) PC6 Н (PG8 PH1 OTG_HS VDD12 OTGHS PF3 NRST PF4 PH5 vss vss vss vss ` vss (VDD (VDD PF5 PF6 VDD PF7 VSS vss vss vss vss (PH12) (PG5 PG4 PG3 YPASS REG PF9 PF8 (PH11 PH10 PD15 PG2 PF10 PB2 PG1 vss vss (VCAP_) PH6 PH8 PH9 PD14 PD13 VSSA) PC0 PC1 PC2 PC3 VDD VDD PE13 PH7 PD12 PD11 PD10 Ν VREF-PA4 PC4 PF13 PG0 VDD PA1 PA0 PA2 PA6 PA5 PC5 PE11 PB12 PB13 PD9 PD8 (VREF+) Р PF14 PE7 PE10 PE12 PE15 PB10 PB11 PB14 PB15 VDDA) PA3 PA7 PB1 PB0 PF11

Figure 23. STM32F723xx UFBGA176 ballout (with OTG PHY HS)

5/

DocID028479 Rev 1

MS42001V1

Table 9. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition
Pin name		specified in brackets below the pin name, the pin function during and after as the actual pin name
	S	Supply pin
Pin type	I	Input only pin
	I/O	Input / output pin
	FT	5 V tolerant I/O
I/O structure	TTa	3.3 V tolerant I/O directly connected to ADC
i/O structure	В	Dedicated BOOT pin
	RST	Bidirectional reset pin with weak pull-up resistor
Notes	Unless otherwise s	specified by a note, all I/Os are set as floating inputs during and after reset
Alternate functions	Functions selected	d through GPIOx_AFR registers
Additional functions	Functions directly	selected/enabled through peripheral registers

			Additional functions	ı	-	•	•	-
ball definition			Alternate functions	TRACECLK, SPI4_SCK, SAI1_MCLK_A, QUADSPI_BK1_IO2, FMC_A23, EVENTOUT	TRACED0, SAI1_SD_B, FMC_A19, EVENTOUT	TRACED1, SP14_NSS, SA11_FS_A, FMC_A20, EVENTOUT	TRACED2, TIM9_CH1, SPI4_MISO, SAI1_SCK_A, FMC_A21, EVENTOUT	TRACED3, TIM1_BKIN2, TIM9_CH2, SPI4_MOSI, SAI1_SD_A, SAI2_MCK_B, FMC_A22, EVENTOUT
and			sətoM	ı	1	1	ı	1
x pin			I/O structure	F	FT	Ħ	F	F
723x			Pin type	0/1	9 9		0/1	0/1
Table 10. STM32F722xx and STM32F723xx pin and ball definition			Pin name (function after reset) ⁽¹⁾	PE2	PE3	PE4	PE5	PE6
F722>			ГОЕР176	-	2	3	4	5
TM32		3xx	ГОЕБІФФ	_	2	3	4	5
10. S		STM32F723xx	UFBGA144	A3	A2	B2	B3	B4
Table	_	STIV	971A983U	A2	A1	B1	B2	B3
	Pin Number		WLCSP100	60	A10	60	E8	B10
	Pin		ГФЕР176	_	2	3	4	5
		22xx	UFBGA176	A2	A1	B1	B2	B3
		STM32F722xx	LQFP144	~	2	ဗ	4	വ
		STA	ГОЕЬ100	~	2	က	4	Ŋ
			ГОЕР64	ı	ı	1	1	1

Additional functions RTC_TAMP2/ RTC_TAMP1/ OSC32_OUT RTC_TS/ RTC_OUT, WKUP4 OSC32_IN RTC_TS, WKUP5 WKUP6 UART4_RX, CAN1_RX, FMC_D30, EVENTOUT FMC_D31, EVENTOUT OTG_HS_ULPI_DIR, EVENTOUT Alternate functions Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued) EVENTOUT EVENTOUT EVENTOUT EVENTOUT Notes 3 (2) (3) 3 (2) 3 (2) 4 ᇤ ᇤ I/O structure ᇤ ᇤ ᇤ ᇤ ᇤ Pin type 9 9 0 0 9 9 9 ഗ PC15-| OSC32_OUT(P | ' C15) PC14-OSC32_IN(PC1 (function after reset)⁽¹⁾ Pin name PC13 VBAT P11 <u>B</u> P19 9 7 3 ဖ _ ω 0 7 LQFP176 ГОЕЫФФ ω STM32F723xx C_2 **UFBGA144** Ā $^{\circ}$ **B** \overline{c} D2 23 **UFBGA176** 5 Ŧ \mathbb{E}_3 Ε4 Ш Pin Number C10 E10 **M**CC2b100 6 9 7 3 9 7 LQFP176 _ ω တ \overline{c} STM32F722xx **D**2 D3 E3 Ε4 **UFBGA176** $\overline{\mathsf{L}}$ 2 П 9 ω 0 LQFP144 ГФЕР100 9 ω O ı _ $^{\circ}$ က LQFP64 4



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

| | | Additional functions | 1 | ı
 | -

 | -
 | -

 | ADC3_IN9 | ADC3_IN14 | ADC3_IN15 | - | -
 | ADC3_IN4 | | |
|--------|------------|--|---
--

--
--
--

--
---	---	---	---

		Alternate functions	•
 | I2C2_SDA, FMC_A0,
EVENTOUT

 | I2C2_SCL, FMC_A1,
EVENTOUT
 | I2C2_SMBA, FMC_A2,
EVENTOUT

 | FMC_A3, EVENTOUT | FMC_A4, EVENTOUT | FMC_A5, EVENTOUT | | -
 | TIM10_CH1, SPI5_NSS,
SAI1_SD_B, UART7_RX,
QUADSPI_BK1_IO3,
EVENTOUT | | |
| | | SetoN | ı | -
 | -

 | ı
 | -

 | ı | ı | ı | ı | ı
 | ı | | |
| | | I/O structure | |
 | F

 | F
 | F

 | ㅂ | ㅂ | FT | |
 | F | | |
| | | Pin type | S | S
 | 0/I

 | 0/I
 | 0/I

 | 0/I | 0/I | 0/I | S | S
 | 9 | | |
| | | Pin name
(function after
reset) ⁽¹⁾ | VSS | VDD
 | PF0

 | PF1
 | PF2

 | PF3 | PF4 | PF5 | NSS | VDD
 | PF6 | | |
| | | ГФЕР176 | 14 | 15
 | 16

 | 17
 | 18

 | 19 | 20 | 21 | 22 | 23
 | 24 | | |
| | 3xx | ГОЕЬІФФ | |
 | 10

 | 1
 | 12

 | 13 | 14 | 15 | 16 | 17
 | 18 | | |
| | 32F72: | UFBGA144 | |
 | C3

 | C4
 | D4

 | E2 | E3 | E4 | D2 | D3
 | F3 | | |
| STM32F | | 971AÐB∃U | F2 | F3
 | E2

 | Н3
 | H2

 | J2 | J3 | K3 | G2 | G3
 | 22 | | |
| umber | | MFC2b100 | ١ | -
 | ı

 | ı
 | 1

 | ı | ı | - | F9 | F10
 | 1 | | |
| Pin N | | ГФЕР176 | 41 | 15
 | 16

 | 17
 | 18

 | 19 | 20 | 21 | 22 | 23
 | 24 | | |
| | | 971AÐB∃U | F2 | F3
 | E2

 | НЗ
 | H2

 | J2 | 13 | K3 | G2 | G3
 | 22 | | |
| | 132F7; | ГОЕЬІФФ | | -
 | 10

 | 1
 | 12

 | 13 | 14 | 15 | 16 | 17
 | 18 | | |
| | STN | ГФЕЬ100 | ı | •
 | -

 | ı
 | ı

 | ı | ı | 1 | 10 | 11
 | 1 | | |
| | | LQFP64 | | -
 | 1

 | ı
 | ı

 | | | - | | -
 | 1 | | |
| | Pin Number | Pin Number STM32F722xx STM32F723xx | STM32F722xx STM32F722xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F723xx STM32F723xx UFBCA176 Pin name UFBCA176 Pin name UFBCA176 Pin name UFBCA176 Pin type UFBCA176 Pin type UCFP144 Pin name UCFP144 Pin name UCFP144 Pin name UCFP144 Pin name I/O struction affer resett)(1) I/O structions Alternate functions | STM32F722xx STM32F722xx STM32F723xx STM32F723xx STM32F723xx STM32F723xx STM32F723xx Pin name Pin name <th colspan<="" th=""><th>STM32F722xx STM32F723xx STM32F723xx STM32F723xx STM32F723xx STM32F723xx STM32F723xx Pin name <th colspan<="" th=""><th> STM32F722xx STM32F723xx STM32F723xx </th><th>STM32F722xx STM32F723xx Alternate functions </th><th> STM32F722xx STM32F723xx STM32xx STM32xx STM32xx STM32xx STM32xx STM32xx STM32xx </th><th> STM32F722xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F72xx STM32F723xx S</th><th> STM32F722xx STM32F723xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F723xx </th><th> STM32F722xx STM32F723xx STM32F722xx STM32F726 ST</th><th> STM32F722xx STM32F723xx STM32F723xx </th><th> STM32F722xx STM32F723xx STM32F723xx </th></th></th></th> | <th>STM32F722xx STM32F723xx STM32F723xx STM32F723xx STM32F723xx STM32F723xx STM32F723xx Pin name <th colspan<="" th=""><th> STM32F722xx STM32F723xx STM32F723xx </th><th>STM32F722xx STM32F723xx Alternate functions </th><th> STM32F722xx STM32F723xx STM32xx STM32xx STM32xx STM32xx STM32xx STM32xx STM32xx </th><th> STM32F722xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F72xx STM32F723xx S</th><th> STM32F722xx STM32F723xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F723xx </th><th> STM32F722xx STM32F723xx STM32F722xx STM32F726 ST</th><th> STM32F722xx STM32F723xx STM32F723xx </th><th> STM32F722xx STM32F723xx STM32F723xx </th></th></th> | STM32F722xx STM32F723xx STM32F723xx STM32F723xx STM32F723xx STM32F723xx STM32F723xx Pin name Pin name <th colspan<="" th=""><th> STM32F722xx STM32F723xx STM32F723xx </th><th>STM32F722xx STM32F723xx Alternate functions </th><th> STM32F722xx STM32F723xx STM32xx STM32xx STM32xx STM32xx STM32xx STM32xx STM32xx </th><th> STM32F722xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F72xx STM32F723xx S</th><th> STM32F722xx STM32F723xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F723xx </th><th> STM32F722xx STM32F723xx STM32F722xx STM32F726 ST</th><th> STM32F722xx STM32F723xx STM32F723xx </th><th> STM32F722xx STM32F723xx STM32F723xx </th></th> | <th> STM32F722xx STM32F723xx STM32F723xx </th> <th>STM32F722xx STM32F723xx Alternate functions </th> <th> STM32F722xx STM32F723xx STM32xx STM32xx STM32xx STM32xx STM32xx STM32xx STM32xx </th> <th> STM32F722xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F72xx STM32F723xx S</th> <th> STM32F722xx STM32F723xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F723xx </th> <th> STM32F722xx STM32F723xx STM32F722xx STM32F726 ST</th> <th> STM32F722xx STM32F723xx STM32F723xx </th> <th> STM32F722xx STM32F723xx STM32F723xx </th> | STM32F722xx STM32F723xx STM32F723xx | STM32F722xx STM32F723xx Alternate functions | STM32F722xx STM32F723xx STM32xx STM32xx STM32xx STM32xx STM32xx STM32xx STM32xx | STM32F722xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F72xx STM32F723xx S | STM32F722xx STM32F723xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F723xx | STM32F722xx STM32F723xx STM32F722xx STM32F726 ST | STM32F722xx STM32F723xx STM32F723xx | STM32F722xx STM32F723xx STM32F723xx |

			Additional functions	Additional functions ADC3_IN5 ADC3_IN6 ADC3_IN6					OSC_OUT ⁽⁵⁾	1								
0. STM32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	TIM11_CH1, SPI5_SCK, SAI1_MCLK_B, UART7_TX, QUADSPI_BK1_IO2, EVENTOUT	SPI5_MISO, SAI1_SCK_B, UART7_RTS, TIM13_CH1, QUADSPI_BK1_IO0, EVENTOUT	SPI5_MOSI, SAI1_FS_B, UART7_CTS, TIM14_CH1, QUADSPI_BK1_IO1, EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	•								
all d			sətoM	1	1	ı	1	-	ı	ı								
q pu			I/O structure	FT	FT	FT	占	ᇤ	Ы	RS T								
pin a			Pin type	0/1	0/1	O/I	0/1	0/1	0/1	O/I								
1 STM32F723xx			Pin name (function after reset) ⁽¹⁾	4 4d	PF8	PF9	PF10	PH0-OSC_IN	PH1-OSC_OUT	NRST								
x and			ГДЕР176	25	26	27	28	29	30	31								
722x		3xx	ГОЕБІФФ	19	20	21	22	23	24	25								
M32F		STM32F723xx	441ABGF144	F2	63	62	G1	D1	E1	F1								
10. ST		STM	971A9B3U	7	L3	7	L	G1	Ŧ	11								
Table 1	umber		MFC2b100	1	1	1	-	G10	H10	69								
	Pin Number		ГОЕР176	25	56	56	56	56	56	26	26	26	56	27	28	29	30	31
		22xx	971ABBHU	Σ	L3	12	L1	G1	H	J1								
		STM32F722xx	ГОЕБІФФ	19	20	21	22	23	24	25								
		STM	ГОЕЬ100	1	1	1		12	13	41								
		LQFP64		1	1	1		2	9	7								

DocID028479 Rev 1 58/121



able 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

			Additional functions	ADC1_IN10, ADC2_IN10, ADC3_IN10	ADC1_IN11, ADC2_IN11, ADC3_IN11, RTC_TAMP3, WKUP3	ADC1_IN12, ADC2_IN12, ADC3_IN12	ADC1_IN13, ADC2_IN13, ADC3_IN13	ı	ı	1	1
0. STM32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	SAIZ_FS_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT	TRACED0, SPI2_MOSI/I2S2_SD, SAI1_SD_A, EVENTOUT	SPI2_MISO, OTG_HS_ULPI_DIR, FMC_SDNE0, EVENTOUT	SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, FMC_SDCKE0, EVENTOUT	1	1	-	-
a a			sətoM	(4)	(5)	(4)	(4)	ı	ı	1	1
nd b			I/O structure	F	Ħ	Ħ	ㅂ				
oin a			Pin type	0/1	0/1	0/1	<u>Q</u>	S	S	S	S
STM32F723xx			Pin name (function after reset) ⁽¹⁾	PC0	PC1	PC2	PC3	ADD	VSSA	VREF-	VREF+
x and			ГДFР176	32	33	34	35	36	37	1	38
722x		3xx	ГОЕЫФФ	26	27	28	29	30	31	-	32
M32F		STM32F723xx	UFBGA144	H	H2	Н3	T	F10	7	Υ	L1
0. ST		STM	971A983U	M2	M3	₩ 7	M5	ı	Σ	Z	Ъ1
Table 1	Pin Number		MLCSP100	F8	H9	J10	F7	7	K10	1	66
-	Pin N		LQFP176	32	33	34	35	36	37	-	38
		22xx	971A983U	M2	M3	⊼	M5	ı	Ž	Z	P1
		STM32F722xx	ГОЕЫФФ	26	27	28	29	30	31	1	32
		STM	ГОЕБ100	15	16	17	8		19	1	20
			Γ Ø Eb64	8	6	10	7		12	-	13

577

DocID028479 Rev 1

Additional functions ADC1_INO, ADC2_INO, ADC3_INO, WKUP1 ADC1_IN2, ADC2_IN2, ADC3_IN2, WKUP2 ADC1_IN1, ADC2_IN1, ADC3_IN1 LPTIM1_IN2, QUADSPI_BK2_IO0, SAI2_SCK_B, FMC_SDCKE0, EVENTOUT TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCK_B, EVENTOUT TIM2_CH1/TIM2_ETR,
TIM5_CH1, TIM8_ETR,
USART2_CTS, UART4_TX,
SAI2_SD_B, EVENTOUT TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT Alternate functions Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued) Notes (2) (2) (2) ᇤ ᇤ I/O structure ᇤ ᇤ 9 Pin type 0 9 9 ഗ (function after reset)⁽¹⁾ PA0-WKUP Pin name VDDA PH2 PA2 PA1 39 40 42 43 4 LQFP176 33 34 35 36 LQFP144 STM32F723xx Ξ 72 $\frac{5}{2}$ \simeq UFBGA144 $\frac{8}{2}$ P^2 Ξ Ξ **UFBGA176 F**4 Pin Number 8 89 윋 **M**CC2b100 8 39 4 42 43 4 LQFP176 $\frac{8}{2}$ STM32F722xx P2 Ξ Ξ **F**4 **UFBGA176** 33 35 34 36 LQFP144 7 22 23 24 LQFP100 4 15 16 LQFP64



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

			Additional functions	1	1	1	ADC1_IN3, ADC2_IN3, ADC3_IN3	1	1	1	ADC1_IN4, ADC2_IN4, DAC_OUT1	ADC1_IN5, ADC2_IN5, DAC_OUT2
0. STM32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	QUADSPI_BK2_IO1, SAI2_MCK_B, FMC_SDNE0, EVENTOUT	I2C2_SCL, OTG_HS_ULPI_NXT, EVENTOUT	I2C2_SDA, SPI5_NSS, FMC_SDNWE, EVENTOUT	TIM2_CH4, TIM5_CH4, TIM9_CH2, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT	-	-	-	SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, EVENTOUT	TIM2_CH1/TIM2_ETR, TIM8_CH1N, SP11_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT
allo			sətoN	ı	4)	ı	(4)	1	1	1	(5)	(4)
nd bu			I/O structure	ㅂ	ե	Ħ	FT	1	ㅂ	ı	ТТа	Та
pin a			Pin type	0/1	0/1	0/1	0/I	S	_	S	1/0	0/I
STM32F723xx			Pin name (function after reset) ⁽¹⁾	PH3	PH4	PH5	PA3	NSS	BYPASS_REG	ADD	PA4	PA5
x and			ГДЕР176	44	45	46	47	-	48	49	50	51
722X		3xx	ГОЕЬІФФ	ı	ı	ı	37	38	-	39	40	14
M32F		STM32F723xx	UFBGA144	ı	ı	1	M2	G4	H5	F4	J3	ξ3
10. S.		STM	971A9HU	G4	¥	4ς	R2	-	۲4	K4	4N	P4
lable,	Pin Number		MFC2B100	1	1	1	H7	K8	1	1	G7	F6
_	Pin N		ГФЕР176	44	45	46	47	-	48	49	90	51
		22xx	0FBGA176	G4	H4	9γ	R2	ı	L4	A	4 4	P4
		STM32F722xx	ГЙЕЫЛФ	1	ı	-	37	38	-	68	40	14
		STN	ГФЕЬ100	1	1	1	25	26	ı	27	28	29
			LQFP64	ı	ı	-	17	18	-	19	20	21
						_					_	_

ditional actions C1_IN6, C2_IN6, C2_IN7, C2_IN7, C2_IN14, C2_IN14, C2_IN15, C2_IN15, C2_IN15, C2_IN15, C2_IN18, C1_IN8,												
			Additional functions	ADC1_IN6, ADC2_IN6	ADC1_IN7, ADC2_IN7	ADC1_IN14, ADC2_IN14	ADC1_IN15, ADC2_IN15	ADC1_IN8, ADC2_IN8	ADC1_IN9, ADC2_IN9			
. STM32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, TIM13_CH1, EVENTOUT	TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT	I2S1_MCK, FMC_SDNE0, EVENTOUT	FMC_SDCKE0, EVENTOUT	TIM1_CH2N, TIM3_CH3, TIM8_CH2N, UART4_CTS, OTG_HS_ULPI_D1, EVENTOUT	TIM1_CH3N, TIM3_CH4, TIM8_CH3N, OTG_HS_ULPI_D2, EVENTOUT			
all d			səìoN	(5)	(5)	(2)	(2)	(4)	(4)			
nd b			I/O structure	ե	ᇤ	Ħ	ㅂ	ㅂ	ե			
bin a			Pin type	0/I	0/1	0/I	0/I	0/1	0/			
S1 M32F 723xx			Pin name (function after reset) ⁽¹⁾	PA6	PA7	PC4	PC5	PB0	PB1			
x and			ГДЕР176	52	53	54	55	56	57			
(XZZ)		XX	ГЙЕЫЧЧ	42	43	44	45	46	47			
M32F		STM32F723xx	UFBGA144	F3	M3	4ς	X	L4	A			
0. 5.		STM	971AÐB∃U	P3	R3	N5	P5	R5	R4			
lable 10	Pin Number		MLCSP100	99	K7	9Н	96	F5	G5			
_	Pin N		ГДЕР176	52	53	54	55	56	57			
		22xx	971AÐB∃U	P3	R3	N5	P5	R5	R4			
		STM32F722xx	ГЙЕЫЧЧ	42	43	44	45	46	47			
		STM	ГЙЕЬ100	30	93	32	33	34	35			
			LQFP64	22	23	24	1	25	26			

DocID028479 Rev 1 62/121



able 10. STM32F722xx and STM32F723xx pin and ball definition (continued

Γ															
			Additional functions	1	1				ı		1	ı		1	
 STM32F722xx and STM32F723xx pin and ball definition (continued) 			Alternate functions	SAI1_SD_A, SPI3_MOSI/I2S3_SD, QUADSPI_CLK, EVENTOUT	SPI5_MOSI, SAI2_SD_B, FMC_SDNRAS, EVENTOUT	FMC_A6, EVENTOUT	•	•	FMC_A7, EVENTOUT	FMC_A8, EVENTOUT	FMC_A9, EVENTOUT	FMC_A10, EVENTOUT	FMC_A11, EVENTOUT	TIM1_ETR, UART7_Rx, QUADSPI_BK2_IO0, FMC_D4, EVENTOUT	TIM1_CH1N, UART7_Tx, QUADSPI_BK2_IO1, FMC_D5, EVENTOUT
= =			Notes	,	1	1								1	
nd b			I/O structure	Ħ	Ħ	Ħ	-	-	FT	H	FT	FT	FT	FT	Ħ
pin a			Pin type	0/1	0/1	0/I	S	S	0/I	0/I	0/I	0/I	0/1	0/1	0/I
STM32F723xx			Pin name (function after reset) ⁽¹⁾	PB2	PF11	PF12	NSS	VDD	PF13	PF14	PF15	PG0	PG1	PE7	PE8
x and			ГФЕР176	58	69	09	61	62	63	64	92	99	29	89	69
X77)-		3хх	ГОЕЫФФ	48	49	20	51	52	53	54	22	99	22	58	59
M32F		STM32F723xx	441ABGF144	35	M5	L5		G5	K5	M6	9T	K6	96	M7	L7
10. SI		STM	971ABGFJU	M6	R6	P6	M8	8N	9N	R7	Р7	N	M7	R8	P8
Table 1	Pin Number		MFC2b100	K6	ı		1	ı	ı	-	1	ı	1	J5	H2
_	Pin		LQFP176	58	29	09	61	62	63	64	65	99	29	89	69
		22xx	9T1A987U	M6	R6	P6	M8	8N	9N	R7	Р7	۲ <u>۷</u>	M7	R8	P8
		STM32F722xx	ГОЕЫФФ	48	49	20	51	52	53	54	22	99	25	28	59
		STM	ГФЕЬ100	36	-	1	ı	ı	ı	-	1	ı		37	38
			LQFP64	27	-		-	-	-		-	-	-	1	1

57/

DocID028479 Rev 1

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

ſ								ı				
			Additional functions	ı	1	1	•	ı	•	ı	ı	1
 STM32F722xx and STM32F723xx pin and ball definition (continued) 			Alternate functions	TIM1_CH1, UART7_RTS, QUADSPI_BK2_IO2, FMC_D6, EVENTOUT	•	•	TIM1_CH2N, UART7_CTS, QUADSPI_BK2_IO3, FMC_D7, EVENTOUT	TIM1_CH2, SP14_NSS, SAI2_SD_B, FMC_D8, EVENTOUT	TIM1_CH3N, SP14_SCK, SAI2_SCK_B, FMC_D9, EVENTOUT	TIM1_CH3, SPI4_MISO, SAI2_FS_B, FMC_D10, EVENTOUT	TIM1_CH4, SP14_MOSI, SAI2_MCK_B, FMC_D11,, EVENTOUT	TIM1_BKIN, FMC_D12, EVENTOUT
allc			sətoN	ı	ı	1	1	ı	1	1	1	1
g pu			I/O structure	ㅂ	•	•	FT	ㅂ	FT	F	F	F
pin a			Pin type	0/1	S	S	0/1	0/1	0/1	0/1	0/1	0/I
STM32F723xx			Pin name (function after reset) ⁽¹⁾	PE9	NSS	ADV	PE10	PE11	PE12	PE13	PE14	PE15
x and			LQFP176	70	7.1	72	73	74	75	92	77	78
722x		3xx	ГОЕЬІФФ	09	61	62	63	64	65	99	29	68
M32F		STM32F723xx	DFBGA144	K7	9Н	99	7ſ	완	98	K8	87	M8
		STM	9T1A987U	P9	6W	6N	R9	P10	R10	N11	P11	R11
Table 1	Pin Number		MFC2B100	K5	-	-	E4	G4	H4	4ſ	K 4	F4
_	Pin N		LQFP176	70	71	72	73	74	75	92	77	78
		22xx	971A987U	P9	6W	6N	R9	P10	R10	N11	P11	R11
		STM32F722xx	ГОЕЫФФ	09	61	62	63	64	65	99	29	89
		STM	ГФЕЬ100	39	-	-	40	14	42	43	44	45
			LQFP64	ı	-	-	1	1	1	1	1	1



			ional									
			Additional functions	-	1	ı	-	-	-	'	-	-
0. STM32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT	TIM2_CH4, I2C2_SDA, USART3_RX, OTG_HS_ULPI_D4, EVENTOUT		-	-	I2C2_SMBA, SPI5_SCK, TIM12_CH1, FMC_SDNE1, EVENTOUT	I2C3_SCL, SPI5_MISO, FMC_SDCKE1, EVENTOUT	I2C3_SDA, FMC_D16, EVENTOUT	I2C3_SMBA, TIM12_CH2, FMC_D17, EVENTOUT
all			sətoN	(4)	<u>4</u>	٠	-	1	ı	1	ı	1
q pu			I/O structure	FT	Ħ	•	-	-	FT	Ħ	Ы	FT
pin a			Pin type	1/0	0/1	S	S	S	1/0	9	0/I	0/I
I STM32F723xx			Pin name (function after reset) ⁽¹⁾	PB10	PB11	VCAP_1	SSA	ααΛ	рне	PH7	8H4	PH9
x and			ГДЕР176	79	80	81	-	82	83	84	85	86
722x		3xx	ГОЕЬІФФ	69	70	71	ı	72	1	1	1	1
M32F		STM32F723xx	UFBGA144	M9	M10	Н7	-	G7	1	1	ı	1
		STM	971AÐB∃U	R12	R13	M10		N10	M11	N12	M12	M13
Table 1	Pin Number		MLCSP100	G3	H3	J3	K3	K2	1	1	ı	-
	Pin		LQFP176	79	80	8		82	83	84	85	98
		22xx	971A5B3U	R12	R13	M10	ı	N10	M11	N12	M12	M13
		STM32F722xx	ГОЕБІФФ	69	70	71	ı	72	1	1	ı	1
		STM	ГФЕЬ100	46	47	48	49	20	1	1	1	1
			LQFP64	28	29	30	31	32	-	1	ı	1

									(O		
		Additional functions	1	1	1	ı		,	OTG_HS_VBUS	ion resistor	ı
		Alternate functions	TIM5_CH1, FMC_D18, EVENTOUT	TIM5_CH2, FMC_D19, EVENTOUT	TIM5_CH3, FMC_D20, EVENTOUT	1	1	TIM1_BKIN, 12C2_SMBA, SP12_NSS/12S2_WS, USART3_CK, OTG_HS_ULPI_D5, OTG_HS_ID, EVENTOUT	TIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS, OTG_HS_ULPI_D6, EVENTOUT	USB HS OTG PHY calibrat	
		sətoN	- 1	1	ı	ı	1	(4)	(4)	ı	ı
		I/O structure	ㅂ	ㅂ	Ħ	1		F	Ħ		•
		Pin type	0/1	<u>Q</u>	0/1	S	S	0/1	0/1	1	•
		Pin name (function after reset) ⁽¹⁾	PH10	PH11	PH12	NSS	ADD	PB12	PB13	OTG_HS_REXT	VDD120TGHS
		ГОЕР176	87	88	89	06	91	92	93	94	92
	3xx	ГОЕЫФФ	ı	1	ı	ı	-	73	74	75	76
	32F72	UFBGA144	1	1	ı	-		M11	M12	H11	H10
	STM	971AÐB∃U	L13	L12	K12	H12	J12	P12	P13	J15	J14
umber		MFC2b100	- 1	1	ı	ı	K2	72	H2	G2	G1
Pin		ГФЕР176	87	88	89	06	91	92	63	ı	1
	22xx	971A9B3U	L13	L12	L12 H H12 H13		P13	1			
	132F7;	ГОЕЬІФФ	3 ' ' ' ' LØFP144		74	1					
	STM	ГОЕЬ100	1	1	1	ı		51	52	,	
		LQFP64	1	1	1	ı		33	34	ı	1
	Pin Number	Pin Number STM32F722xx STM32F723xx	STM32F722xx STM32F722xx STM32F722xx STM32F722xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx UFBGA176 Pin name UFBGA176 Pin name UFBGA176 Pin type UFBGA176 Pin type UFBGA176 Pin name UFBGA176 Pin name UFBGA176 Pin name I/O struction after resett)(1) I/O structions Alternate functions	STM32F723xx STM32F723xx STM32F723xx STM32F723xx STM32F723xx Pin name Light L	STM32F723xx STM32F723xx	STM32F722xx STM32F723xx PPI name PP	STM32F722xx STM32F723xx STM32F736 STM3	STM32F722xx STM32F723xx STM32F723x STM32F723xx S	STM32F722xx STM32F723xx STM32F723xx	STM32F722xx STM32F723xx STM32F73xx STM32F73xx STM32F73xx STM32F73xx STM32F73xx STM32F73xx STM32F73xx STM32F73x STM32F73xx STM32F73x STM32F73xx STM32F73xx STM32F73xx STM32F73xx STM32F73xx STM32F73xx STM32F73xx STM32F73xx STM32F73xx STM32F7	STM32F722xx STM32F723xx STM32F726 STM32F726

DocID028479 Rev 1 66/121



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

			Additional functions	1	1	•	1	ı	ı	1
10. STM3ZF7ZZXX and STM3ZF7Z3XX pin and ball definition (continued)			Alternate functions	TIM1_CH2N, TIM8_CH2N, SPI2_MISO, USART3_RTS, TIM12_CH1, SDMMC2_D0, OTG_HS_DM, EVENTOUT	OTG_HS_DM	RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, SDMMC2_D1, OTG_HS_DP, EVENTOUT	OTG_HS_DP	USART3_TX, FMC_D13, EVENTOUT	USART3_RX, FMC_D14, EVENTOUT	USART3_CK, FMC_D15, EVENTOUT
ا ق ا			sətoN	ı	1	1	1	ı	ı	1
na pi			eructure O/I	FT	F	FT	FT	Ħ	Ħ	F
oin a			Pin type	0/I	<u>Q</u>	0/1	0/1	0/1	0/1	9
SI M32F / Z3XX			Pin name (function after reset) ⁽¹⁾	PB14	PB14	PB15	PB15	PD8	PD9	PD10
x and			ГОЕР176	1	96	1	26	86	66	100
X77)		3xx	ГОЕБІФФ	ı	1	1	78	62	80	81
M32F		STM32F723xx	UFBGA144	ı	L1	1	L12	67	K9	60
0.0		STM	971AĐ8∃U		1	R15	P15	P14	N15	
l able 1	Pin Number		WLCSP100	1	۲,	1	H	ı	ı	1
_	Pin N		LQFP176	94	1	95	1	96	26	86
		2xx	971A9B3U	R14	1	R15	1	P15	P14	N15
		STM32F722xx	LQFP144	75	1	76	1	77	78	79
		STM	ГОЕР100	53	1	54	1	22	56	57
			ГŐEÞ64	35	1	36	1	ı	ı	1

DocID028479 Rev 1

Additional functions TIM4_CH2, LPTIM1_OUT QUADSPI_BK1_lO3, SAI2_SCK_A, FMC_A18, EVENTOUT TIM4_CH3, UART8_CTS, TIM4_CH4, UART8_RTS, USART3_CTS, QUADSPI_BK1_IO0, SAI2_SD_A, FMC_A12, EVENTOUT FMC DO, EVENTOUT FMC D1, EVENTOUT FMC_A16/FMC_CLE, EVENTOUT Alternate functions Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued) Notes ᆸ ᇤ I/O structure ᇤ ᇤ 납 납 Pin type 0 0 0 9 9 9 ഗ ഗ (function after reset)⁽¹⁾ Pin name PD15 PD12 PD13 PD14 PD11 VSS VDD PG2 105 102 103 104 106 108 107 10 LQFP176 85 82 83 8 86 87 88 89 LQFP144 STM32F723xx L 19 Х 5 X 12 <u>G</u>8 <u>첫</u> 6 8 **UFBGA144** N14 N13 M15 M 4 L15 L 14 **UFBGA176** Pin Number \overline{E} F2E3 **MCC2P100** Ŧ E2 100 102 103 105 106 101 104 66 LQFP176 M15 N13 M 414 7 4 L15 STM32F722xx **UFBGA176** 85 83 84 80 8 82 86 87 LQFP144 28 59 9 61 62 LQFP100 LQFP64



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

			Additional functions		1	1	1	_		1		-	•
J. S. I MSZF / ZZXX and S.I MSZF / ZSXX pm and ban deminion (continued)			Alternate functions	FMC_A13, EVENTOUT	FMC_A14/FMC_BA0, EVENTOUT	FMC_A15/FMC_BA1, EVENTOUT	EVENTOUT	USART6_CK, FMC_INT, EVENTOUT	USART6_RTS, FMC_SDCLK, EVENTOUT	•		-	TIM3_CH1, TIM8_CH1, I2S2_MCK, USART6_TX, SDMMC2_D6, SDMMC1_D6, EVENTOUT
ם ב			sətoN	-	1	1	-	ı	ı	-		1	ı
ם D			I/O structure	ᇤ	ᇤ	ㅂ	ᇤ	F	Ħ			1	ㅂ
ם בו	Pin type				<u>Q</u>	0/1	0/	0/1	0/1	S		S	0/1
SI MOZF / ZOXX		Pin name (function after reset) ⁽¹⁾			PG4	PG5	PG6	PG7	PG8	SSA	ADD	VDDUSB	PC6
۸ <u>ما ا</u>			LQFP176	109	110	111		1	112	113	ı	114	115
1 2 C X		3xx	ГОЕЬІФФ	96	91	92	ı	-	93	94	ı	92	96
IN 32F		STM32F723xx	441ABB7U	111	J10	H12	ı	ı	G11	ı	F10	C11	G12
_		STM	971AÐB3U	K15	X14	K13	ı	1	H14	G12	ı	H13	H15
able	Pin Number		MFC2b100	ı	1	1	ı	1	1	ı	ı	조	E1
-	Pin N		ГФЕР176	107	108	109	110	111	112	113		114	115
	_	2xx	971A9B3U	K15	41X	K13	315	J14	H14	G12		H13	H15
		STM32F722xx	ГЙЕЬІФФ	88	68	06	91	92	93	94		92	96
		STM	ГЙЕЬ100		1	ı	1	ı	ı	1		1	63
			ГОЕР64		1	ı		ı	-			1	37

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

		Additional functions	-				OTG_FS_VBUS	1	
		Alternate functions	TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7, SDMMC1_D7, EVENTOUT	TRACED1, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDMMC1_D0, EVENTOUT	MCO2, TIM3_CH4, TIM8_CH4, 12C3_SDA, 12S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, SDMMC1_D1, EVENTOUT	MCO1, TIM1_CH1, TIM8_BKIN2, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT	TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, USART1_TX, EVENTOUT	TIM1_CH3, USART1_RX, OTG_FS_ID, EVENTOUT	
		sətoN	1	ı	ı	ı	1	1	
		I/O structure	F	FT	F	F	FT	FT	
		Pin type	0/	0/1	0/1	0/1	0/1	0/1	
		Pin name (function after reset) ⁽¹⁾	PC7	80A	PC9		6VA	PA10	
		ГОЕР176	116	117	118	119	120	121	
	3xx	ГОЕЫФФ	26	86	66	100	101	102	
	32F72	441AB3HU	F12	F11	E11	E12	D12	D11	
	STM	9T1ABGAJU	G15	G14	F14	F15	E15	D15	
umber		MFC2b100	D4	D2	10	D3	C3	C2	
Pin		LQFP176	116	117	118	119	120	121	
	22xx	9T1A9B3U	G15	G14	F14	F15	E15	D15	
	32F7.	ГО́ЕЫФФ	26	86	66	100	101	102	
	STM	ГОЕБ100	64	65	99	29	89	69	
		₽9d±D7	38	39	40	14	42	43	
	Pin Number	Pin Number STM32F723xx	STM32F722xx STM32F722xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx UFBGA176 Pin name UFBGA176 Pin name UFBGA176 Pin type UFBGA176 Pin type I/O struction affer reset)(1) I/O structions Afternate functions	STM32F723xx Pin name Pin name <th colspa<="" th=""><th> STM32F722xx STM32F723xx STM32F72xx STM32</th><th> STM32F722xx STM32F723xx STM32F723xx </th><th> STM32F722XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F725XX STM32F727X S</th><th> STM32F722xx STM32F723xx STM32F725xx STM32F725x STM3</th></th>	<th> STM32F722xx STM32F723xx STM32F72xx STM32</th> <th> STM32F722xx STM32F723xx STM32F723xx </th> <th> STM32F722XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F725XX STM32F727X S</th> <th> STM32F722xx STM32F723xx STM32F725xx STM32F725x STM3</th>	STM32F722xx STM32F723xx STM32F72xx STM32	STM32F722xx STM32F723xx STM32F723xx	STM32F722XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F723XX STM32F725XX STM32F727X S	STM32F722xx STM32F723xx STM32F725xx STM32F725x STM3



			Additional functions	ı	1	ı	ı	1	1	1	ı	1
0. STM32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	TIM1_CH4, USART1_CTS, CAN1_RX, OTG_FS_DM, EVENTOUT	TIM1_ETR, USART1_RTS, SAI2_FS_B, CAN1_TX, OTG_FS_DP, EVENTOUT	JTMS-SWDIO, EVENTOUT	•	•		TIM8_CH1N, UART4_TX, CAN1_TX, FMC_D21, EVENTOUT	TIM8_CH2N, UART4_RX, CAN1_RX, FMC_D22, EVENTOUT	TIM8_CH3N, FMC_D23, EVENTOUT
all d			sətoM	1	ı	ı	ı	ı	ı	ı	ı	ı
nd br			I/O structure	ᇤ	F	Ħ	ı	1		F	ᇤ	ㅂ
pin a			Pin type	9	0/I	0/I	S	S	S	0/I	9	0/1
STM32F723xx			Pin name (function after reset) ⁽¹⁾	PA11	PA12	PA13(JTMS- SWDIO)	VCAP_2	NSS	ADV	PH13	PH14	PH15
x and			ГФЕР176	122	123	124	125	126	127	128	129	130
722x		3xx	ГЙЕЬІФФ	103	104	105	106	107	108	1	ı	1
M32F		STM32F723xx	UFBGA144	C12	B12	A12	69	G10	F9	1	ı	1
0. S.		STM	971AÐB∃U	C15	B15	A15	F13	F12	G13	E12	E13	D13
Table 1	Pin Number		MFC2b100	Ω	B2	B1	B3	A2	A1	ı	ı	ı
	Pin N		ГФЕР176	122	123	124	125	126	127	128	129	130
		2xx	971A5B3U	C15	B15	A15	F13	F12	G13	E12	E13	D13
		STM32F722xx	ГОЕБІФФ	103	104	105	106	107	108	ı	ı	1
		STM	ГФЕЬ100	70	71	72	73	74	22	ı	ı	1
			LQFP64	44	45	46	ı	47	48	ı	ı	1

			Additional functions	1		-		-	-	-	•
0. STM32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	TIM5_CH4, SPI2_NSS/I2S2_WS, FMC_D24, EVENTOUT	TIM8_BKIN2, SPI2_SCK/I2S2_CK, FMC_D25, EVENTOUT	TIM8_CH4, SPI2_MISO, FMC_D26, EVENTOUT	TIM8_ETR, SPI2_MOSI/I2S2_SD, FMC_D27, EVENTOUT	-		JTCK-SWCLK, EVENTOUT	JTDI, TIM2_CH1/TIM2_ETR, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT
all c			sətoN	1	ı	ı	ı	1	ı	ı	1
nd k			I/O structure	Ħ	FŢ	FT	FŢ	-	ı	FT	FT
pin a			Pin type	<u>Q</u>	0	0/I	0	S	တ	0/1	0/1
STM32F723xx			Pin name (function after reset) ⁽¹⁾	PIO	PI1	PI2	PI3	NSS	VDD	PA14(JTCK- SWCLK)	PA15(JTDI)
x and			ГОЕР176	131	132	133	134	135	136	137	138
-722x		3xx	ГОЕЬІФФ	1	ı	1	ı	ı	ı	109	110
M32F		STM32F723xx	UFBGA144	1	1	-	1			A11	A10
10. ST		STM	9T1ABGF1U	E14	D14	C14	C13	6О	60	A14	A13
Table	Pin Number		MFC2B100	1	ı	1	ı	-	ı	2	B4
	Pin N		ГФЕР176	131	132	133	134	135	136	137	138
		22xx	971A9B3U	E14	D14	C14	C13	60	60	A14	A13
		STM32F722xx	ГОЕЬІФФ	1	ı	1	ı	-	ı	109	110
		STM	ГОЕЬ100	1	ı	1	ı	-	ı	92	77
			Γ Ø EÞ64	ı	ı	1	ı	1	ı	49	50

DocID028479 Rev 1 72/121



\subseteq
$\boldsymbol{\sigma}$
Ф
$\overline{}$
=
.≒
#
\Box
$\overline{}$
×
\mathbf{y}
_
$\overline{}$
.⊆
7
=
╚
definit
Ŧ
J
=
~
×
k pin and ba
_
$\overline{\mathbf{c}}$
\Box
Œ
•••
\subseteq
=
<u>_</u>
723xx p
×
×
ŝ
べ
: '
-
ш
2
m
Ľ
TM3
=
STI
U)
_
0
\Box
Œ
×
22x
\sim
7.
N
~
ш
$\overline{\sim}$
*
.,
Š
Ξ
Σ
STM32F722
STM
٠.
٠.
10.
10.
10.
10.
10.
٠.

		Additional functions	ı			ı	ı	ı	,	
		Alternate functions	SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_I01, SDMMC1_D2, EVENTOUT	SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDMMC1_D3, EVENTOUT	TRACED3, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDMMC1_CK, EVENTOUT	CAN1_RX, FMC_D2, EVENTOUT	CAN1_TX, FMC_D3, EVENTOUT	TRACED2, TIM3_ETR, UART5_RX, SDMMC1_CMD, EVENTOUT	SPIZ_SCK/I2S2_CK, USART2_CTS, FMC_CLK, EVENTOUT	
		sətoN	ı	1	1	1	1	ı	1	
		I/O structure	FT	FT	FT	Ħ	FT	FT	Ħ	
		Pin type	0/	0/1	0/1	0/1	9	0 <u>/</u>	0/1	
		Pin name (function after reset) ⁽¹⁾	PC10	PC11	PC12	PD0	PD1	PD2	PD3	
		ГФЕР176	139	140	141	142	143	144	145	
	3xx	ГОЕЬІФФ	11	112	113	114	115	116	117	
	32F72	1FBGA144	B11	B10	C10	E10	D10	E9	D9	
	STM	0FBGA176	B14	B13	A12	B12	C12	D12	D11	
umber		MFC2B100	A3	C5	D5	B5	A4	E5	90	
Pin N		ГОЕР176	139	140	141	142	143	44 4	145	
	22xx	971A9B3U	B14	B13	A12	B12	C12	D12	D11	
	132F7;	ГОЕЬІФФ	111	112	113	114	115	116	117	
	STN	ГФЕЬ100	78	62	80	81	82	83	84	
		ГОЕР64	51	52	53	ı	1	54	-	
	Pin Number	Pin Number STM32F722xx STM32F723xx	STM32F722xx STM32F722xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx UFBGA176 Pin name UFBGA176 Pin name UFBGA176 Pin name UFBGA176 Pin type UFBGA176 Pin type I/O struction affer reset)(1) I/O structions Alternate functions	STM32F722xx STM32F723xx STM32xx STM32xx STM32xx STM32xx STM32xx STM2xx STM2xx ST	STM32F722xx STM32F723xx STM32F726xx STM32F76 STM32F76	STM32F722xx STM32F723xx STM32F723xx	STM32F722xx STM32F723xx STM32F7766 STM3	STM32F722xx STM32F723xx STM32F723xx	STM32F722xx STM32F723xx STM32F72xx STM32F723xx S	

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

		Additional functions	,	ı	ı	ı	ı	ı	ı	ı
		Alternate functions	USART2_RTS, FMC_NOE, EVENTOUT	USART2_TX, FMC_NWE, EVENTOUT	-	-	SPI3_MOSI/I2S3_SD, SAI1_SD_A, USART2_RX, SDMMC2_CK, FMC_NWAIT, EVENTOUT	USARTZ_CK SDMMCZ_CMD, FMC_NE1, EVENTOUT	USART6_RX, QUADSPI_BK2_IO2, SAI2_FS_B, SDMMC2_D0, FMC_NE2/FMC_NCE, EVENTOUT	SAIZ_SD_B, SDMMC2_D1, FMC_NE3, EVENTOUT
		sətoN	ı	1	1	1	ı	ı	ı	1
		I/O structure	ᇤ	F	•		FT	Ш		
		Pin type	0/1	0/1	S	S	0/1	O/I	O/I	O/I
		Pin name (function after reset) ⁽¹⁾	PD4	PD5	NSS	VDDSDMMC	PD6	PD7	PG9	PG10
		ГОЕР176	146	147	148	149	150	151	152	153
	3xx	ГОЕЬІФФ	118	119	120	121	122	123	124	125
	32F72	DFBGA144	ට	B9	E7	F7	A8	A9	E8	D8
	STM	971A9B3U	D10	C11	D8	80	B11	A11	C10	B10
umber		MFC2b100	B6	A5	1	ı	90	E6	1	-
Pin		ГФЕР176	146	147	148	149	150	151	152	153
	22xx	971AÐB∃U	D10	C11	D8	80	B11	A11	C10	B10
	132F7;	ГОЕЬІФФ	118	119	120	121	122	123	124	125
	STM	ГОЕЬ100	85	98			87	88	1	-
		LQFP64	1	1		ı	ı	1	1	1
	Pin Number	Pin Number STM32F722xx STM32F723xx	STM32F722xx STM32F722xx LQFP144 STM32F723xx LQFP144 Pin name LQFP176 Pin name LQFP176 Pin name UFBGA176 Pin name UFBGA176 Pin name LQFP176 Pin type I/O structions Alternate functions	STM32F723xx Pin name (function after try) or structions UPFBGA176 UPFBGA176 PP1	STM32F722xx STM32F723xx STM32F72xx S	STM32F722xx STM32F723xx STM32F723xx	STM32F722xx STM32F723xx STM32F723x STM32F723x	STM32F722xx STM32F723xx STM32F723xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32xx STM32F723xx STM32F723xx STM32F723xx STM32F723xx STM3	STM32F722xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F722xx STM32F722xx	STM32F722xx STM32F723xx STM32F723xx



_
Ō
æ
Ë
₹
5
ق
_
ō
Ξ
finition
ef
l definit
_
ğ
0
Ĕ
a
Ξ
nd STM32F723xx pin and ba
Ş
က်
F723)
įĻ,
32
Ĭ
Ë
ഗ
M32F722xx and
ā
×
X
7
1
7
3
2
Ś
-
Table 10. STM32F72
Φ
9
ā
_

			126 Pin name 126 Fin name 127 126 124 126 127 128 127 128 129					
			Additional functions	,	-			-
Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	SDMMC2_D2, FMC_INT, EVENTOUT	LPTIM1_IN1, USART6_RTS, SDMMC2_D3, FMC_NE4, EVENTOUT	TRACEDO, LPTIM1_OUT, USART6_CTS, FMC_A24, EVENTOUT	TRACED1, LPTIM1_ETR, USART6_TX, QUADSPI_BK2_IO3, FMC_A25, EVENTOUT	-
allo			sətoN	1	1	1	1	1
nd b			I/O structure	ㅌ	Ħ	Ħ	F	1
oin a			Pin type	0/1	0/1	0/1	0/1	S
STM32F723xx			Pin name (function after reset) ⁽¹⁾	(function after reset) ⁽¹⁾ PG11 PG12 PG13		PG14	VSS	
k and			LQFP176	154	155	156	157	158
722x)		3xx	LQFP144			128	129	130
M32F		STM32F723xx	UFBGA144	C8	B8	D7	<i>C7</i>	
0. ST		STM3	971ABBHU	B9	B8	A8	A7	D7
able 1	Pin Number		MLCSP100	1	1	-	1	
_	Pin N		LQFP176	154	155	156	157	158
		22xx	971ABGH70	B9	B8	A8	A7	D7
		STM32F722xx	ГОЕЬІФФ	126	127	128	129	130
		STM	ГОЕБ100	1	1	1	1	-
			ГЙЕЬ64	1	I	1	1	-

57/

DocID028479 Rev 1

FMC_SDCKE1, EVENTOUT

4

ᇤ

9

PB5

163

135

B6

A6

 C_{2}

163

A6

135

9

57

Additional functions JTDO/TRACESWO, TIM2_CH2, USART6_CTS, FMC_SDNCAS, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, SDMMC2_D2, EVENTOUT TIM3_CH2, I2C1_SMBA, SP11_MOSI/I2S1_SD, SP13_MOSI/I2S3_SD, OTG_HS_ULP1_D7, SDMMCZ_D3, EVENTOUT NJTRST, TIM3_CH1, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, Alternate functions Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued) EVENTOUT Notes I/O structure ᇤ ᆸ ᇤ 9 Pin type 9 0 ഗ PB3(JTDO/TRA CESWO) (function after reset)⁽¹⁾ PB4(NJTRST) Pin name PG15 VDD 162 159 161 160 LQFP176 132 133 134 131 LQFP144 STM32F723xx <u>F</u>6 Α7 A6 В7 **UFBGA144** A10 C7 **A9 UFBGA176** B7 Pin Number A6 WLCSP100 В7 159 162 161 160 LQFP176 A10 **A9** STM32F722xx C_{2} В7 **UFBGA176** 131 134 132 133 LQFP144 89 90 LQFP100 22 26 LQFP64

76/121

DocID028479 Rev 1



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

_			1					•
			Additional functions		,	VPP		
J. S.I.M3ZF/ZZXX and S.I.M3ZF/Z3XX pin and bail definition (continued)			TIM4_CH1, I2C1_SCL, USART1_TX, QUAD SPI_BK1_NCS, FMC_SDNE1, EVENTOUT	TIM4_CH2, I2C1_SDA, USART1_RX, FMC_NL, EVENTOUT	-	TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDMMC2_D4, SDMMC1_D4, EVENTOUT	TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, CAN1_TX, SDMMC2_D5, SDMMC1_D5, EVENTOUT	
≣			sətoN	1	1	1	1	1
a pui			I/O structure	FT	FT	В	FT	FT
e uld			Pin type	0/1	0/1	_	0/1	0/1
S1 M32F / 23XX			Pin name (function after reset) ⁽¹⁾	PB6	PB7	BOOT	PB8	PB9
x and			ГОЕР176	164	165	166	167	168
X77).		3хх	ГОЕЬІФФ	136	137		139	140
M3ZF		STM32F723xx	UFBGA144	92	90	D5	C5	B5
	L	STM	UFBGA176	B6	B5	D6	A5	B4
able	Pin Number		WLCSP100	D7	B8	A7	C8	D8
	Pin N		ГОЕР176	164	165	166	167	168
		22xx	UFBGA176	B6	B5	D6	A5	B4
		STM32F722xx	ГФЕР144	136	137	138	139	140
		STN	ГОЕР100	92	93	94	95	96
			ГОЕЬ64	58	29	09	61	62

5//

Additional functions TIMB_BKIN, SAIZ_MCK_A, FMC_NBL2, EVENTOUT TIM4_ETR, LPTIM1_ETR, UART8_Rx, SAI2_MCK_A, FMC_NBL0, EVENTOUT TIM8_CH1, SAI2_SCK_A, FMC_NBL3, EVENTOUT LPTIM1_IN2, UART8_Tx, FMC_NBL1, EVENTOUT Alternate functions Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued) ı SetoN ı ı 1 ᇤ ᇤ I/O structure ᇤ 납 9 9 0 0 Pin type S ഗ S (function after reset)⁽¹⁾ Pin name PDR_ON VSS VDD PE0 PE1 <u>P</u>14 PI5 172 174 169 170 171 173 LQFP176 141 142 143 144 LQFP144 STM32F723xx F5 **A**5 <u>E</u>6 E5 ¥ **UFBGA144 D**5 9 C_{5} A3 2 **UFBGA176** ¥ 7 Pin Number **A8 A9** E7 **B**3 WLCSP100 169 170 174 171 LQFP176 <u>C</u> C2 D2 2 STM32F722xx 4 A3 7 UFBGA176 143 141 144 142 **LQFP144** 100 ГФРР100 97 86 66 63 64 LQFP64



_
tinued)
(cor
finition
l defi
d bal
in an
3xx E
TM32F723x
STM
x and
722x
FM32F
0. ST
Table 1

Γ				1		1	1	1	1				1	1		1		
			Additional functions	ı	1	ı	ı		ı	-	-	-	ı	ı	-	-		
STM32F/22XX and STM32F/23XX pin and ball definition (continued)			Alternate functions	TIM8_CH2, SAI2_SD_A, FMC_D28, EVENTOUT	TIM8_CH3, SAI2_FS_A, FMC_D29, EVENTOUT						•				-	-		
= =			sətoN	1	ı	1	-	1	ı	ı	1	ı	ı	1	1	1		
na pu	Pin type			ᇤ	ㅂ					ı					1	1		
bın a				0/1	0/I	S	S	S	S	S	S	S	S	S	S	S		
S I M32F / 23XX			Pin name (function after reset) ⁽¹⁾	PI6	PI7	NSS	NSS	NSS	VSS	VSS								
x and			ГФЕР176	175	176	ı	ı	,	ı	ı	ı	ı	,	ı	ı			
X77)		3хх	ГОЕЬІФФ	1	1	1	-			-	-	-			-	-		
M32F		TM32F723xx	32F723x	32F723x	UFBGA144	1	ı	ı	1	1	ı	ı	ı	ı	ı	1	1	1
		STM	971A9B3U	င္ပ	C2	P6	F7	F8	F9	F10	99	G7	G8	69	G10	9Н		
able 10	Pin Number		MLCSP100	1	ı		-	-	ı	-	-	-			-	-		
	Pin N		ГФЕР176	175	176	1	1	1	ı	ı	1	1	1	1	1	1		
		22xx	971AÐB∃U	C3	C2	P6	F7	F8	F3	F10	95	G7	89	65	G10	9Н		
		STM32F722xx	ГОЕЬІФФ	1	1	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	1		
		STM	ГОЕЬ100	1	ı	ı	1		ı	ı	1	1	ı	1	-	-		
			LQFP64	1	ı	,				-	-	-			-	-		
-		•																

577

Additional functions Alternate functions Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued) Notes ı ı I/O structure Pin type ഗ S S S S ഗ S S S S ഗ S ഗ ഗ Pin name (function after reset)⁽¹⁾ VSS LQFP176 LQFP144 STM32F723xx **UFBGA144** H10 X 10 H 発 웃 8 8 8 9 9 **UFBGA176** 7 8 $\stackrel{>}{\sim}$ Pin Number WLCSP100 LQFP176 K10 H 10 110 6 発 8 8 8 STM32F722xx H 9 8 6 샇 7 **UFBGA176 LQFP144** LQFP100 LQFP64

Function availability depends on the chosen device.

- PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited: ۲i
- The speed should not exceed 2 MHz with a maximum load of 30 pF.
- These I/Os must not be used as a current source (e.g. to drive an LED).
- Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). რ
- 4. ULPI signals not available on the STM32F723xx devices.
- 5. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).
- If the device is in regulator OFF/internal reset ON mode (BYPASS_REG pin is set to VDD), then PA0 is used as an internal reset (active low).

4

DocID028479 Rev 1

Table 11. FMC pin definition

Pin name	NOR/PSRAM/SR AM	NOR/PSRAM Mux	NAND16	SDRAM
PF0	A0	-	-	A0
PF1	A1	-	-	A1
PF2	A2	-	-	A2
PF3	A3	-	-	A3
PF4	A4	-	-	A4
PF5	A5	-	-	A5
PF12	A6	-	-	A6
PF13	A7	-	-	A7
PF14	A8	-	-	A8
PF15	A9	-	-	A9
PG0	A10	-	-	A10
PG1	A11	-	-	A11
PG2	A12	-	-	A12
PG3	A13	-	-	-
PG4	A14	-	-	BA0
PG5	A15	-	-	BA1
PD11	A16	A16	CLE	-
PD12	A17	A17	ALE	-
PD13	A18	A18	-	-
PE3	A19	A19	-	-
PE4	A20	A20	-	-
PE5	A21	A21	-	-
PE6	A22	A22	-	-
PE2	A23	A23	-	-
PG13	A24	A24	-	-
PG14	A25	A25	-	-
PD14	D0	DA0	D0	D0
PD15	D1	DA1	D1	D1
PD0	D2	DA2	D2	D2
PD1	D3	DA3	D3	D3
PE7	D4	DA4	D4	D4
PE8	D5	DA5	D5	D5
PE9	D6	DA6	D6	D6



Table 11. FMC pin definition (continued)

Pin name	NOR/PSRAM/SR			
	AM	NOR/PSRAM Mux	NAND16	SDRAM
PE10	D7	DA7	D7	D7
PE11	D8	DA8	D8	D8
PE12	D9	DA9	D9	D9
PE13	D10	DA10	D10	D10
PE14	D11	DA11	D11	D11
PE15	D12	DA12	D12	D12
PD8	D13	DA13	D13	D13
PD9	D14	DA14	D14	D14
PD10	D15	DA15	D15	D15
PH8	D16	-	-	D16
PH9	D17	-	-	D17
PH10	D18	-	-	D18
PH11	D19	-	-	D19
PH12	D20	-	-	D20
PH13	D21	-	-	D21
PH14	D22	-	-	D22
PH15	D23	-	-	D23
PI0	D24	-	-	D24
PI1	D25	-	-	D25
PI2	D26	-	-	D26
PI3	D27	-	-	D27
PI6	D28	-	-	D28
PI7	D29	-	-	D29
PI9	D30	-	-	D30
PI10	D31	1	-	D31
PD7	NE1	NE1	-	-
PG9	NE2	NE2	NCE	-
PG10	NE3	NE3	-	-
PG11	-	-	-	-
PG12	NE4	NE4	-	-
PD3	CLK	CLK	-	-
PD4	NOE	NOE	NOE	-
PD5	NWE	NWE	NWE	-
PD6	NWAIT	NWAIT	NWAIT	-



DocID028479 Rev 1 83/121

Table 11. FMC pin definition (continued)

		no pin dominion	<u>, , , , , , , , , , , , , , , , , , , </u>			
Pin name	NOR/PSRAM/SR AM	NOR/PSRAM Mux	NAND16	SDRAM		
PB7	NADV	NADV	-	-		
PF6	-	-	-	-		
PF7	-	-	-	-		
PF8	-	-	-	-		
PF9	-	-	-	-		
PF10	-	-	-	-		
PG6	-	-	-	-		
PG7	-	-	INT	-		
PE0	NBL0	NBL0	-	NBL0		
PE1	NBL1	NBL1	-	NBL1		
PI4	NBL2	-	-	NBL2		
PI5	NBL3	-	-	NBL3		
PG8	-	-	-	SDCLK		
PC0	-	-	-	SDNWE		
PF11	-	-	-	SDNRAS		
PG15	-	-	-	SDNCAS		
PH2	-	-	-	SDCKE0		
PH3	-	-	-	SDNE0		
PH6	-	-	-	SDNE1		
PH7	-	-	-	SDCKE1		
PH5	-	-	-	SDNWE		
PC2	-	-	-	SDNE0		
PC3	-	-	-	SDCKE0		
PB5	-	-	-	SDCKE1		
PB6	-	-	-	SDNE1		

	2	(0	z⊢	z⊢	z⊢	z⊢	z⊢	z⊢	z⊢	z⊢	z⊢	z⊢	z⊢	z⊢
	AF15	SYS	EVEN	EVEN TOUT	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN TOUT	EVEN	EVEN	EVEN	EVEN
	AF12	UART7/F MC/SDM MC1/ OTG2_FS	,	1	1	ı	OTG_HS_ SOF	1	1	FMC_SDN WE	,	1	1	
	AF11	SDMMC2	1	1	ı	ı	i	ı	ı	ı	ı	ı	ı	1
	AF10	SAIZ/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SAI2_SD_B	SAI2_MCK _B	ı	OTG_HS_U LPI_D0	ı	OTG_HS_U LPI_CK	1	ı	OTG_FS_S OF	ı	OTG_FS_I	OTG_FS_D M
ı mapping	AF9	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	,	QUADSPI_ BK1_I03	1	ı	1	ı	TIM13_CH1	TIM14_CH1	ı	1	,	CAN1_RX
e function	AF8	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	UART4_TX	UART4_RX	SAI2_SCK_B		ı	ı						
STM32F722xx and STM32F723xx alternate function mapping	AF7	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	USART2_CT S	USART2_RT S	USART2_TX	USART2_RX	USART2_CK	1		,	USART1_CK	USART1_TX	USART1_RX	USART1_CT S
M32F723	AF6	SP12/12S2/ SP13/12S3/ SP13/12S3/ SA11/ UART4		1	1	-	SPI3_NSS //2S3_WS	-		1	,	1	1	,
ς and ST	AF5	SP11/12S1/ SP12/12S2/ SP13/12S3/ SP14/5	ı	ı	ı	ı	SPI1_NSS /I2S1_WS	SPI1_SCK /I2S1_CK	SPI1_MIS	SPI1_MO SI/I2S1_S D	,	SPI2_SCK /I2S2_CK	1	1
32F722x	AF4	I2C1/2/3/U SART1	-	-	ı	-	-	-	1	-	I2C3_SCL	I2C3_SMB A	ı	-
	AF3	TIM8/9/10/1 1/LPTIM1	TIM8_ETR	-	TIM9_CH1	TIM9_CH2	-	TIM8_CH1	TIM8_BKIN	TIMB_CH1	$\frac{11M8_BKIN}{2}$	-	-	-
Table 12.	AF2	TIM3/4/5	TIM5_CH1	TIM5_CH2	TIM5_CH3	TIM5_CH4	-		тімз_сн1	TIM3_CH2		1	ı	ı
	AF1	TIM1/2	TIM2_CH1 /TIM2_ET R	TIM2_CH2	TIM2_CH3	TIM2_CH4	1	TIM2_CH1 /TIM2_ET R	TIM1_BKI	TIM1_CH1	TIM1_CH1	TIM1_CH2	TIM1_CH3	TIM1_CH4
	AF0	SYS		ı	,	1	1	ı	1	ı	MCO1	1	,	ı
		ד 	PA0	PA1	PA2	PA3	PA4	PA5	PA6	PA7	PA8	PA9	PA10	PA11
		Port						Port A			•			

577

DocID028479 Rev 1

AF15 EVEN TOUT EVEN TOUT EVEN TOUT EVEN TOUT EVEN EVEN TOUT EVEN TOUT EVEN TOUT EVEN TOUT EVEN TOUT EVEN TOUT UART7/F MC/SDM MC1/ OTG2_FS FMC_SDC KE1 FMC_SDN E1 SDMMC1 _D4 FMC_NL AF12 SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS OTG_FS_D P OTG_HS_U LPI_D1 OTG_HS_U LPI_D2 OTG_HS_U LPI_D7 QUADSPI_ BK1_NCS SDMMC2_ D4 SDMMC2_ D2 SDMMC2_ D3 Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued) CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS χ CAN1_TX QUADSPI_ CLK AF9 CAN1_ SAI2/USART 6/UART4/5/7/ 8/OTG1_FS SAI2_FS_B UART4_RTS UART4_CTS AF8 SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5 USART1_RT S SPI3_MOSI/I 2S3_SD SPI2_NSS/I2 S2_WS USART1_TX USART1_RX SPI3_MIS O SPI3_MO SI/I2S3_S D SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4 SPI3_NSS /I2S3_WS SAI1_SD_ A SPI3_SCK //2S3_CK SP11/12S1/ SP12/12S2/ SP13/12S3/ SP14/5 SPI1_NSS /I2S1_WS SPI1_SCK //2S1_CK SPI1_MIS O SPI1_MO SI/I2S1_S D AF5 I2C1_SMB A I2C1/2/3/U SART1 I2C1_SDA I2C1_SCL I2C1_SCL AF4 TIM8/9/10/1 1/LPTIM1 TIM8_CH2 N TIM8_CH3 TIM10_CH AF3 CH3 TIM3_CH3 TIM3_CH4 F. TIM3_CH2 TIM4_CH2 TIM4_CH1 TIM3 TIM4 TIM1_CH2 TIM1_CH3 TIM2_CH1 /TIM2_ET R TIM1_ETR TIM2_CH2 TIM1/2 AF1 JTDO/TR ACESWO NJTRST JTMS-SWDIO JTCK-SWCLK AF0 豆 PA12 PA13 PA14 PA15 PB3 **PB5** PB8 PB0 PB4 PB7 PB1 Port Port B Port A



SYS

EVEN

AF15

	-		ш,	ш.	ш [ш.	ш.	ш.	ш.	ш.	ш.	ш.	ш.
	AF12	UART7/F MC/SDM MC1/ OTG2_FS	SDMMC1 _D5	-	ı	OTG_HS_ ID	1	OTG_HS_ DM	OTG_HS_ DP	FMC_SDN WE	1	FMC_SDN E0	FMC_SDC KE0
	AF11	SDMMC2	1	-	ı	1	1	1	1	1	1	1	1
inued)	AF10	SAIZ/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SDMMC2_ D5	OTG_HS_U LPI_D3	OTG_HS_U LPI_D4	OTG_HS_U LPI_D5	OTG_HS_U LPI_D6	SDMMC2_ D0	SDMMC2_ D1	OTG_HS_U LPI_STP	1	OTG_HS_U U_RIG_I9J	OTG_HS_U LPI_NXT
oing (cont	AF9	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	CAN1_TX	-		-	-	TIM12_CH1	TIM12_CH2	-	1	-	-
STM32F722xx and STM32F723xx alternate function mapping (continued)	AF8	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS								SAI2_FS_B	1		
ernate fun	AF7	SPIZ/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	-	USART3_TX	USART3_RX	USART3_CK	USART3_CT S	USART3_RT S	-	-	-	-	-
'23xx alt	AF6	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SA11/ UART4	-		ı	1		-	-		SAI1_SD_	-	-
STM32F7	AF5	SP11/12S1/ SP12/12S2/ SP13/12S3/ SP14/5	SPI2_NSS /I2S2_WS	SPI2_SCK //2S2_CK		SPI2_NSS /I2S2_WS	SPI2_SCK /I2S2_CK	SPI2_MIS O	SPI2_MO SI/12S2_S D		SPI2_MO SI/12S2_S D	SPI2_MIS	SPI2_MO SI/12S2_S D
2xx and	AF4	I2C1/2/3/U SART1	I2C1_SDA	I2C2_SCL	I2C2_SDA	I2C2_SMB A						ı	
TM32F72	AF3	TIM8/9/10/1 1/LPTIM1	TIM11_CH1	-	1	1	1	TIM8_CH2	TIM8_CH3	1	1	1	
Table 12. S	AF2	TIM3/4/5	TIM4_CH4	-	ı	-	-	-	-	-	1	-	-
Tal	AF1	TIM1/2	-	тім2_снз	TIM2_CH4	TIM1_BKI	TIM1_CH1	TIM1_CH2	TIM1_CH3	ı	1	-	1
	AF0	SYS		1		1	1	1	RTC_REF IN	,	TRACED0		
		Ħ.	PB9	PB10	PB11	PB12	PB13	PB14	PB15	PC0	PC1	PC2	PC3
		Port				Port B					t	 	

EVEN

EVEN

EVEN

EVEN

EVEN TOUT EVEN

EVEN TOUT EVEN

577

DocID028479 Rev 1

AF15 EVEN TOUT UART7/F MC/SDM MC1/ OTG2_FS FMC_SDN E0 FMC_SDC KE0 SDMMC1 _D6 SDMMC1 _D1 SDMMC1 _D2 SDMMC1 _D3 SDMMC1 _CK SDMMC1 _D0 SDMMC1 _D7 AF12 SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS SDMMC2_ D6 SDMMC2_ D7 Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued) CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS QUADSPI_ BK2_NCS QUADSPI_ BK1_IO0_ QUADSPI_ BK1_I01 AF9 SAIZ/USART 6/UART4/5/7/ 8/OTG1_FS USART6_CK JSART6_TX USART6_RX UART4_TX UART4_RX UART5_TX AF8 SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5 USART3_RX UART5_RTS UART5_CTS USART3_TX USART3_CK SPI3_MO SI/I2S3_S D SPI3_SCK //2S3_CK SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4 SPI3_MIS O I2S3_MCK SP11/12S1/ SP12/12S2/ SP13/12S3/ SP14/5 2S1_MCK 2S2_MCK I2S_CKIN AF5 I2C1/2/3/U SART1 I2C3_SDA AF4 TIM8/9/10/1 1/LPTIM1 TIM8_CH3 TIM8_CH4 TIM8_CH2 TIM8_CH1 AF3 CH4 TIM3_CH3 TIM3_CH1 TIM3_CH2 TIM3 TIM1/2 AF1 **TRACED3** TRACED1 MCO₂ AF0 PC15 PC10 PC14 PC9 PC5 PC6 PC4 PC7 Port Port C



EVEN TOUT

EVEN

EVEN

EVEN

EVEN

EVEN

EVEN

EVEN

EVEN

EVEN TOUT

	,		_ 	E T	П	I I	E I	E	ШГ	E	E	I I	I I	E	I I	I I	E	E
	AF12	UART7/F MC/SDM MC1/ OTG2_FS	FMC_D2	FMC_D3	SDMMC1 _CMD	FMC_CLK	FMC_NO	FMC_NW E	FMC_NW AIT	FMC_NE1	FMC_D13	FMC_D14	FMC_D15	FMC_A16/ FMC_CLE	FMC_A17/ FMC_ALE	FMC_A18	FMC_D0	FMC_D1
	AF11	SDMMC2	1	1		1		1	SDMMC2 _CK	SDMMC2 _CMD	1	1	1	-	1	1	-	
inued)	AF10	SAIZ/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	1	1	1	1	1	1	1	1	1	ı	1	SAI2_SD_A	SAI2_FS_A	SAIZ_SCK_	-	
ing (cont	AF9	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	CAN1_RX	CAN1_TX		1		1	1	1	1	1	1	QUADSPI_ BK1_IO0	QUADSPI_ BK1_I01	QUADSPI_ BK1_I03	1	
ction mapp	AF8	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	,		UART5_RX			1	1	-	-	1		-	1	1	UART8_CTS	UART8_RTS
STM32F722xx and STM32F723xx alternate function mapping (continued)	AF7	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	1			USART2_CT S	USART2_RT S	USART2_TX	USART2_RX	USART2_CK	USART3_TX	USART3_RX	USART3_CK	USART3_CT S	USART3_RT S	-	-	1
23xx alt	AF6	SP12/12S2/ SP13/12S3/ SP13/12S3/ SA11/ UART4	-	-		-	-	-	SAI1_SD_	-	-	-	-	-	-	-	-	-
STM32F7	AF5	SP11/12S1/ SP12/12S2/ SP13/12S3/ SP14/5	ı	,	ı	SPI2_SCK //2S2_CK	ı	1	SPI3_MO SI/I2S3_S D	1	1	ı	1	ı	ı	ı	ı	
2xx and	AF4	I2C1/2/3/U SART1		,		1		1			-		1	-		ı	-	
TM32F72	AF3	TIM8/9/10/1 1/LPTIM1	-	-		-		1	-	-	-	-	-	-	LPTIM1_IN	LPTIM1_0 UT	-	
Table 12. S	AF2	TIM3/4/5	1	1	TIM3_ETR	1	,	1	ı	-	-	1	1	-	TIM4_CH1	TIM4_CH2	TIM4_CH3	TIM4_CH4
Та	AF1	TIM1/2	1			1		1	-	-	-	-	1	-	-	-	-	ı
	AF0	SYS			TRACED2	1		1					1					
		Port	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	PD8	РБ9	PD10	PD11	PD12	PD13	PD14	PD15
		<u>C</u>							Port D								t	ב ב

57/

DocID028479 Rev 1

AF15 EVEN TOUT UART7/F MC/SDM MC1/ OTG2_FS FMC_NBL FMC_D10 FMC_D12 FMC_NBL FMC_A23 FMC_A19 FMC_A20 FMC_D11 FMC_A21 FMC A22 FMC_D5 FMC_D6 FMC_D8 FMC_D9 FMC_D4 FMC_D7 AF12 SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS SAI2_MCK _A SAI2_MCK _B SAI2_MCK _B SAIZ_SCK_B QUADSPI_ BK2_100 QUADSPI_ BK2_101 QUADSPI_ BK2_102 QUADSPI_ BK2_103 SAI2_SD_ SAI2_FS_ Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued) CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS QUADSPI_ BK1_I02 AF9 SAI2/USART 6/UART4/5/7/ 8/OTG1_FS UART7_Rx UART7_RTS UART7_CTS UART7_Tx UART8_Tx UART8_RX AF8 SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5 SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4 SAI1_SCK _A SAI1_MCL K_A SAI1_SD_ B SAI1_FS_ A SAI1_SD_ SP11/12S1/ SP12/12S2/ SP13/12S3/ SP14/5 SPI4_MIS SP14_SCK SPI4 NSS SPI4_MO SI SPI4_MIS SPI4_MO SI SPI4_NSS SP14_SCK AF5 I2C1/2/3/U SART1 AF4 TIM8/9/10/1 1/LPTIM1 LPTIM1_IN Щ CH2 TIM9_CH1 LPTIM1_ R AF3 6WIL ETR TIM4 TIM1_CH2 TIM1_CH3 TIM1_CH1 TIM1_CH2 TIM1_CH3 TIM1_BKI TIM1_ETR TIM1_CH1 TIM1_CH4 TIM1_BKI TIM1/2 AF1 TRACECL K TRACED0 TRACED2 **TRACED3** TRACED1 AF0 PE15 PE10 PE12 PE13 PE14 PE3 PE5 PE4 PE6 PE9 PEO PE1 PE7 Port Port E Port E



	AF15	SYS	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN
	AF12	UART7/F MC/SDM MC1/ OTG2_FS	FMC_A0	FMC_A1	FMC_A2	FMC_A3	FMC_A4	FMC_A5			1			FMC_SDN RAS	FMC_A6	FMC_A7	FMC_A8	FMC_A9
	AF11	SDMMC2	1	1	1	-	1	1	-	-	1	-	-	1	-	-	-	1
inued)	AF10	SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	1	1	,	ı	,	1	ı	ı	QUADSPI_ BK1_IO0	QUADSPI_ BK1_I01	ı	SAI2_SD_B	ı	1	ı	
ing (cont	AF9	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	1	1	1	ı	1	1	QUADSPI_ BK1_I03	QUADSPI_ BK1_I02	TIM13_CH1	TIM14_CH1	1	ı	ı	1	ı	-
32F722xx and STM32F723xx alternate function mapping (continued)	AF8	SAIZ/USART 6/UART4/5/7/ 8/OTG1_FS		ı		1	1	1	UART7_Rx	UART7_Tx	UART7_RTS	UART7_CTS			,	1	ı	1
ernate fund	AF7	SPI2/12S2/S PI3/12S3/US ART1/2/3/UA RT5	,	,	,	1	,	1			1	1			,	1	1	1
723xx alte	AF6	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SA11/ UART4	1	1	1	-	1	1	SAI1_SD_	SAI1_MCL K_B	SAI1_SCK _B	SAI1_FS_ B	-	1	-	-	-	
STM32F7	AF5	SP11/12S1/ SP12/12S2/ SP13/12S3/ SP14/5	1	ı	1	ı	ı	1	SPI5_NSS	SPI5_SCK	SPI5_MIS O	SP15_MO	1	SPI5_MO	ı	ı	ı	ı
2xx and	AF4	I2C1/2/3/U SART1	I2C2_SDA	I2C2_SCL	I2C2_SMB A		1	1			1					1		
STM32F72	AF3	TIM8/9/10/1 1/LPTIM1	-	1		-	-	1	TIM10_CH	TIM11_CH1	1	-	-	-	-	-	-	-
Table 12. S	AF2	TIM3/4/5	-	-		-	-	-	-	-	-	-	-	-	-	-	-	•
Та	AF1	TIM1/2	-	-	1	-	-	-	-	-	-	-	-	-	-	-	-	-
	AF0	SYS		1			1	1	-		1			1				
		Port	PF0	PF1	PF2	PF3	PF4	PF5	PF6	PF7	PF8	PF9	PF10	PF11	PF12	PF13	PF14	PF15
		ď							Port F								Port F	

577

DocID028479 Rev 1

AF15 EVEN TOUT UART7/F MC/SDM MC1/ OTG2_FS FMC_A14/ FMC_BA0 FMC_A15/ FMC_BA1 FMC_SDC LK FMC_NE2 /FMC_NC E FMC_A10 FMC_A13 FMC_NE3 FMC_A11 FMC_A12 FMC_INT AF12 SDMMC2 _D1 SDMMC2 _D0 SDMMC2 SAIZ/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS SAIZ_SD_B SAI2_FS_B Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued) CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS QUADSPI_ BK2_102 AF9 SAIZ/USART 6/UART4/5/7/ 8/OTG1_FS USART6_RT S USART6_RX USART6_CK AF8 SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5 SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4 SP11/12S1/ SP12/12S2/ SP13/12S3/ SP14/5 AF5 I2C1/2/3/U SART1 AF4 TIM8/9/10/1 1/LPTIM1 AF3 TIM1/2 AF1 AF0 PG10 PG5 PG6 PG8 PG0 PG2 PG7 PG4 Port Port G



AF1 AF2 AF3 AF4 AF5 TIM3/4/5 TIM8/9/10/1 I2C1/2/3/U SPI2/17S2/ SPI4/5 SPI4/15S1/ SPI4/5 SPI4/5 -	AF4 IZC1/2/3/U SART1		AF5 AP1/1/2S SP1/1/1/2S SP13/1/2S SP		AF6 AF6 SPI2/12/S2/ SPI3/12/S3/ SPI3/12/S3/ SA11/ UART4	SPIZ/IZSZ/S PIZ/IZSZ/US PIZ/IZSZ/US RT5	SAIZ/USART 6/UART4/5/7/ 8/OTG1_FS USART6_RT S USART6_TX USART6_TX	AF9 CAN1/TIM1 2/13/14/QU ADSPI! FMC/ OTG2_HS QUADSPI] BK2_IO3 GUADSPI] BK2_IO0 QUADSPI]	SAIZ MCK SAIZ SCK SDMMC2 FS SDMMC2 D2 - SAIZ SCK SAIZ SCK SAIZ MCK OTG HS U	SDMMC2 D3	UART7/F MC/SDM MC1/ OTG2_FS FMC_NE4 FMC_A24 FMC_SDN CAS FMC_SDC KE0 FMC_SDN	SYS
	,		I2C2_SDA	SPI5_NSS					ı	ı	FMC_SDN WE	EVEN
1	,		I2C2_SMB A	SPI5_SCK	ı		-	TIM12_CH1	1	1	FMC_SDN E1	EVEN
	,	,	I2C3_SCL	SPI5_MIS O		-		-	1	1	FMC_SDC KE1	EVEN



DocID028479 Rev 1

AF15 EVEN TOUT UART7/F MC/SDM MC1/ OTG2_FS D19 FMC_NBL _D23 $\frac{\text{FMC}_{2}\text{NBL}}{2}$ FMC_D16 FMC_D18 _D22 FMC_D17 FMC_D20 FMC_D24 FMC_D25 FMC_D26 FMC_D28 FMC_D27 FMC_D21 AF12 FMC FMC SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS SAIZ_SCK_ A SAIZ_MCK _A S, Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued) SAI2_ CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS TIM12_CH2 CAN1_TX CAN1_RX AF9 SAIZ/USART 6/UART4/5/7/ 8/OTG1_FS UART4_TX UART4_RX AF8 SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5 SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4 SP11/12S1/ SP12/12S2/ SP13/12S3/ SP14/5 SPI2_MO SI/I2S2_S D SPI2_NSS /I2S2_WS SPI2_SCK //2S2_CK SPI2_MIS O AF5 I2C3_SMB A I2C1/2/3/U SART1 I2C3_SDA AF4 TIM8/9/10/1 1/LPTIM1 2 BKIN TIM8_CH2 N TIM8_CH3 N ETR BKIN TIM8_CH1 TIM8_CH4 F. CHZ AF3 TIM8_ TIM8 TIM8_ TIM8 TIM8 CH2 CH3 CH4 CH. TIM5 TIM5 TIM5 TIM5 TIM1/2 AF1 AF0 PH11 PH12 PH15 PH10 PH13 PH14 P0 딢 P12 P13 <u>P</u>4 PI5 P16 Port Port H Port I



	AF15	SYS	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN
	AF12	UART7/F MC/SDM MC1/ OTG2_FS	FMC_D29	1	FMC_D30	FMC_D31	1	-	-	-	-
	AF11	SDMMC2	1		1	ı	1	ı	ı	1	
inued)	AF10	SAIZ/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SAI2_FS_A	-	1	-	OTG_HS_U LPI_DIR	-	-	-	-
ing (cont	AF9	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	,	1	CAN1_RX	1	1	1	1	1	1
Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)	AF8	SAIZ/USART 6/UART4/5/7/ 8/OTG1_FS	,		UART4_RX	1		1	1	1	1
ernate fund	AF7	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	,	,	1	1	,	1	1	1	1
723xx alte	AF6	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SA11/ UART4		1	1	-	1		-	-	-
STM32F7	AF5	SP11/12S1/ SP12/12S2/ SP13/12S3/ SP14/5	ı	ı	1	ı	ı	ı	ı	1	-
2xx and	AF4	I2C1/2/3/U SART1	ı	ı		-	ı	-	-	-	-
3TM32F72	AF3	TIM8/9/10/1 1/LPTIM1	TIM8_CH3	-	-	-	-	-	-	-	-
ble 12. S	AF2	TIM3/4/5	ı	ı	1	ı	ı	ı	ı	1	-
Та	AF1	TIM1/2	ı	ı	1	ı	ı	ı	ı	1	-
	AF0	SYS	ı	ı	1	ı	ı	1	ı	-	-
		Port	PI7	PI8	P19	P110	PI11	P112	P113	P114	P115
		Ğ					Port I				
-											

47/

DocID028479 Rev 1

4 Memory mapping

The memory map is shown in Figure 24.

Figure 24. Memory map






Table 13. STM32F722xx and STM32F723xx register boundary addresses⁽¹⁾

Bus	Boundary address	Peripheral
	0xE00F FFFF - 0xFFFF FFFF	Reserved
Cortex-M7	0xE000 0000 - 0xE00F FFFF	Cortex-M7 internal peripherals
	0xD000 0000 - 0xDFFF FFFF	FMC bank 6
	0xC000 0000 - 0xCFFF FFFF	FMC bank 5
	0xA000 2000 - 0xBFFF FFFF	Reserved
	0xA000 1000 - 0xA000 1FFF	Quad-SPI control register
AHB3	0xA000 0000- 0xA000 0FFF	FMC control register
	0x9000 0000 - 0x9FFF FFFF	Quad-SPI
	0x8000 0000 - 0x8FFF FFFF	FMC bank 3
	0x7000 0000 - 0x7FFF FFFF	FMC bank 2
	0x6000 0000 - 0x6FFF FFFF	FMC bank 1
	0x5006 0C00- 0x5FFF FFFF	Reserved
	0x5006 0800 - 0x5006 0BFF	RNG
AHB2	0x5004 0000 - 0x5006 07FF	Reserved
	0x5000 0000 - 0x5003 FFFF	USB OTG FS

Table 13. STM32F722xx and STM32F723xx register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Peripheral
	0x4008 0000- 0x4FFF FFFF	Reserved
	0x4004 0000 - 0x4007 FFFF	USB OTG HS
	0x4002 6800- 0x4003 FFFF	Reserved
	0x4002 6400 - 0x4002 67FF	DMA2
	0x4002 6000 - 0x4002 63FF	DMA1
	0x4002 5000 - 0X4002 5FFF	Reserved
	0x4002 4000 - 0x4002 4FFF	BKPSRAM
	0x4002 3C00 - 0x4002 3FFF	Flash interface register
	0x4002 3800 - 0x4002 3BFF	RCC
	0X4002 3400 - 0X4002 37FF	Reserved
AHB1	0x4002 3000 - 0x4002 33FF	CRC
АПВТ	0x4002 2400 - 0x4002 2FFF	Reserved
	0x4002 2000 - 0x4002 23FF	GPIOI
	0x4002 1C00 - 0x4002 1FFF	GPIOH
	0x4002 1800 - 0x4002 1BFF	GPIOG
	0x4002 1400 - 0x4002 17FF	GPIOF
	0x4002 1000 - 0x4002 13FF	GPIOE
	0X4002 0C00 - 0x4002 0FFF	GPIOD
	0x4002 0800 - 0x4002 0BFF	GPIOC
	0x4002 0400 - 0x4002 07FF	GPIOB
	0x4002 0000 - 0x4002 03FF	GPIOA

Table 13. STM32F722xx and STM32F723xx register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Peripheral
	0x4001 8000- 0x4001 FFFF	Reserved
	0x4001 7C00 - 0x4001 7FFF	OTG PHY HS Controller ⁽²⁾
	0x4001 6000- 0x4001 7BFF	Reserved
	0x4001 5C00 - 0x4001 5FFF	SAI2
	0x4001 5800 - 0x4001 5BFF	SAI1
	0x4001 5400 - 0x4001 57FF	Reserved
	0x4001 5000 - 0x4001 53FF	SPI5
	0x4001 4C00 - 0x4001 4FFF	Reserved
	0x4001 4800 - 0x4001 4BFF	TIM11
	0x4001 4400 - 0x4001 47FF	TIM10
	0x4001 4000 - 0x4001 43FF	TIM9
	0x4001 3C00 - 0x4001 3FFF	EXTI
APB2	0x4001 3800 - 0x4001 3BFF	SYSCFG
AI DZ	0x4001 3400 - 0x4001 37FF	SPI4
	0x4001 3000 - 0x4001 33FF	SPI1/I2S1
	0x4001 2C00 - 0x4001 2FFF	SDMMC1
	0x4001 2400 - 0x4001 2BFF	Reserved
	0x4001 2000 - 0x4001 23FF	ADC1 - ADC2 - ADC3
	0x4001 1C00- 0x4001 1FFF	SDMMC2
	0x4001 1800 - 0x4001 1BFF	Reserved
	0x4001 1400 - 0x4001 17FF	USART6
	0x4001 1000 - 0x4001 13FF	USART1
	0x4001 0800 - 0x4001 0FFF	Reserved
	0x4001 0400 - 0x4001 07FF	TIM8
	0x4001 0000 - 0x4001 03FF	TIM1

Table 13. STM32F722xx and STM32F723xx register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Peripheral
	0x4000 8000- 0x4000 FFFF	Reserved
	0x4000 7C00 - 0x4000 7FFF	UART8
	0x4000 7800 - 0x4000 7BFF	UART7
	0x4000 7400 - 0x4000 77FF	DAC
	0x4000 7000 - 0x4000 73FF	PWR
	0x4000 6800 - 0x4000 6FFF	Reserved
	0x4000 6400 - 0x4000 67FF	CAN1
	0x4000 6000 - 0x4000 63FF	Reserved
	0x4000 5C00 - 0x4000 5FFF	I2C3
	0x4000 5800 - 0x4000 5BFF	I2C2
	0x4000 5400 - 0x4000 57FF	I2C1
	0x4000 5000 - 0x4000 53FF	UART5
	0x4000 4C00 - 0x4000 4FFF	UART4
	0x4000 4800 - 0x4000 4BFF	USART3
	0x4000 4400 - 0x4000 47FF	USART2
	0x4000 4000 - 0x4000 43FF	Reserved
APB1	0x4000 3C00 - 0x4000 3FFF	SPI3 / I2S3
	0x4000 3800 - 0x4000 3BFF	SPI2 / I2S2
	0x4000 3400 - 0x4000 37FF	Reserved
	0x4000 3000 - 0x4000 33FF	IWDG
	0x4000 2C00 - 0x4000 2FFF	WWDG
	0x4000 2800 - 0x4000 2BFF	RTC & BKP Registers
	0x4000 2400 - 0x4000 27FF	LPTIM1
	0x4000 2000 - 0x4000 23FF	TIM14
	0x4000 1C00 - 0x4000 1FFF	TIM13
	0x4000 1800 - 0x4000 1BFF	TIM12
	0x4000 1400 - 0x4000 17FF	TIM7
	0x4000 1000 - 0x4000 13FF	TIM6
	0x4000 0C00 - 0x4000 0FFF	TIM5
	0x4000 0800 - 0x4000 0BFF	TIM4
	0x4000 0400 - 0x4000 07FF	TIM3
	0x4000 0000 - 0x4000 03FF	TIM2

^{1.} The gray color is used for reserved Flash memory addresses.



^{2.} Only for the STM32F723xx devices.

5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

5.1 LQFP64 – 10 x 10 mm, low-profile quad flat package information




Figure 25. LQFP64 - 10 x 10 mm, low-profile quad flat package outline

1. Drawing is not to scale.

Table 14. LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical data

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.60	-	-	0.0630
A1	0.05	-	0.15	0.0020	-	0.0059




DocID028479 Rev 1

Table 14. LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical data (continued)

Sumbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
A2	1.350	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
С	0.09	-	0.20	0.0035		0.0079
D	-	12.00	-	-	0.4724	-
D1	-	10.00	-	-	0.3937	-
D3	-	7.50	-	-	0.2953	-
Е	-	12.00	-	-	0.4724	-
E1	-	10.00	-	-	0.3937	-
E3	-	7.50	-	-	0.2953	-
е	-	0.50	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1	-	1.00	-	-	0.0394	-
ccc		-	0.08	-		0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 26. LQFP64 – 10 x 10 mm, low-profile quad flat package recommended footprint



1. Dimensions are in millimeters.

Downloaded from Arrow.com.

5.2 LQFP100, 14 x 14 mm low-profile quad flat package information




Figure 27. LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 15. LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanical data

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378




DocID028479 Rev 1

Table 15. LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 28. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

5.3 LQFP144, 20 x 20 mm low-profile quad flat package information

SEATING PLANE 0.25 mm ccc C GAUGE PLANE D D1 D3 108 73 <u></u> 72 E3 PIN 1 **IDENTIFICATION** е 1A_ME_V3

Figure 29. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 16. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.874



DocID028479 Rev 1

inches⁽¹⁾ millimeters **Symbol** Min Тур Max Min Тур Max 20.000 20.200 0.7795 0.7874 0.7953 D1 19.800 D3 17.500 0.689 Ε 21.800 22.000 22.200 0.8583 0.8661 0.8740 E1 19.800 20.000 20.200 0.7795 0.7874 0.7953 E3 17.500 0.6890 0.500 0.0197 е L 0.450 0.600 0.750 0.0177 0.0236 0.0295 L1 1.000 0.0394 0° 3.5° 7° 0° 3.5° 7° k 0.080 0.0031 CCC

Table 16. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data (continued)

Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 30. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package

1. Dimensions are expressed in millimeters.

5.4 LQFP176 24 x 24 mm low-profile quad flat package information

C Seating plane

Output

Discrete the seating plane of the seating plane

Figure 31. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 17. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	-	1.450	0.0531	-	0.0060
b	0.170	-	0.270	0.0067	-	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	23.900	-	24.100	0.9409	-	0.9488



DocID028479 Rev 1

Table 17. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
Е	23.900	-	24.100	0.9409	-	0.9488
е	-	0.500	-	-	0.0197	-
HD	25.900	-	26.100	1.0200	-	1.0276
HE	25.900	-	26.100	1.0200	-	1.0276
L	0.450	-	0.750	0.0177	-	0.0295
L1	-	1.000	-	-	0.0394	-
ZD	-	1.250	-	-	0.0492	-
ZE	-	1.250	-	-	0.0492	-
ccc	-	-	0.080	-	-	0.0031
k	0 °	-	7 °	0 °	-	7 °

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

47/





Figure 32. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

5.5 UFBGA144 package information

Figure 33. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 18. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	-	0.130	-	-	0.0051	-
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.230	0.280	0.320	0.0091	0.0110	0.0126
D	6.950	7.000	7.050	0.2736	0.2756	0.2776
D1	5.450	5.500	5.550	0.2146	0.2165	0.2185
Е	6.950	7.000	7.050	0.2736	0.2756	0.2776
E1	5.450	5.500	5.550	0.2146	0.2165	0.2185
е	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315

110/121 DocID028479 Rev 1



Table 18. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 34. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint





Table 19. UFBGA144 recommended PCB design rules (0.50 mm pitch BGA)

Dimension	Recommended values
Pitch	0.50 mm
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.120 mm

UFBGA 176+25, 10 x 10, 0.65 mm ultra thin-pitch ball grid 5.6 array package information

Figure 35. UFBGA 176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array package outline



1. Drawing is not to scale.

Table 20. UFBGA176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.002	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
b	0.230	0.280	0.330	0.0091	0.0110	0.0130
D	9.950	10.000	10.050	0.3917	0.3937	0.3957
Е	9.950	10.000	10.050	0.3917	0.3937	0.3957
е	-	0.650	-	-	0.0256	-
F	0.400	0.450	0.500	0.0157	0.0177	0.0197
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

112/121 DocID028479 Rev 1

Figure 36. UFBGA176+25, 10 x 10 mm x 0.65 mm, ultra fine-pitch ball grid array package recommended footprint





Table 21. UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)

Dimension	Recommended values
Pitch	0.65 mm
Dpad	0.300 mm
Dsm	0.400 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.300 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm

5.7 WLCSP100 - 0.4 mm pitch wafer level chip scale package information

Figure 37.WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package outline



1. Drawing is not to scale.

57/

114/121 DocID028479 Rev 1

Table 22. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Тур	Min	Max
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.17	-	-	0.0067	-
A2	-	0.38	-	-	0.0150	-
A3 ⁽²⁾	-	0.025	-	-	0.0010	-
Ø b ⁽³⁾	0.22	0.25	0.28	-	0.0098	0.0110
D	4.166	4.201	4.236	-	0.1654	0.1668
Е	4.628	4.663	4.698	-	0.1836	0.1850
е	-	0.4	-	-	0.0157	-
e1	-	3.6	-	-	0.1417	-
e2	-	3.6	-	-	0.1417	-
F	-	0.3005	-	-	0.0118	-
G	-	0.5315	-	-	0.0209	-
N	-	100	-	-	3.9370	-
aaa	-	0.1	-	-	0.0039	-
bbb	-	0.1	-	-	0.0039	-
ccc	-	0.1	-	-	0.0039	-
ddd	-	0.05	-	-	0.0020	-
eee	-	0.05	-	-	0.0020	-

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

^{2.} Back side coating.

^{3.} Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 38. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package recommended footprint




Table 23. WLCSP100 recommended PCB design rules (0.4 mm pitch)

Dimension	Recommended values
Pitch	0.4 mm
Dpad	0.225 mm
Dsm	0.290 mm
Stencil thickness	0.1 mm

DocID028479 Rev 1

116/121

5.8 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max = $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH})$,

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.


Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



6 Ordering information

Table 24. Ordering information scheme



xxx = programmed parts

TR = tape and reel

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

 $\overline{\mathbf{A}}$

118/121 DocID028479 Rev 1

Appendix A Recommendations when using internal reset OFF

When the internal reset is OFF, the following integrated features are no longer supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.
- The brownout reset (BOR) circuitry must be disabled.
- The embedded programmable voltage detector (PVD) is disabled.
- V_{BAT} functionality is no more available and VBAT pin should be connected to V_{DD}.
- The over-drive mode is not supported.

A.1 Operating conditions

Table 25. Limitations depending on the operating power supply range

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states (f _{Flashmax})	Maximum Flash memory access frequency with wait states (1)(2)	I/O operation	Possible Flash memory operations
$V_{DD} = 1.7 \text{ to}$ 2.1 $V^{(3)}$	Conversion time up to 1.2 Msps	20 MHz	180 MHz with 8 wait states and over-drive OFF	- No I/O compensation	8-bit erase and program operations only

Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.



^{2.} Thanks to the ART accelerator on ITCM interface and L1-cache on AXI interface, the number of wait states given here does not impact the execution speed from the Flash memory since the ART accelerator or L1-cache allows to achieve a performance equivalent to 0-wait state program execution.

^{3.} V_{DD}/V_{DDA} minimum value of 1.7 V, with the use of an external power supply supervisor (refer to Section 2.15.1: Internal reset ON).

Revision history

Table 26. Document revision history

Date	Revision	Changes
21-Sep-2016	1	Initial release.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



DocID028479 Rev 1

121/121