

STM32H750VB STM32H750IB STM32H750XB

32-bit Arm[®] Cortex[®]-M7 400MHz MCUs, 128 KB Flash, 1MB RAM, 46 com. and analog interfaces, crypto

Datasheet - production data

Features

Core

32-bit Arm[®] Cortex[®]-M7 core with double-precision FPU and L1 cache: 16 Kbytes of data and 16 Kbytes of instruction cache; frequency up to 400 MHz, MPU, 856 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions

Memories

- 128 Kbytes of Flash memory
- 1 Mbyte of RAM: 192 Kbytes of TCM RAM (inc. 64 Kbytes of ITCM RAM + 128 Kbytes of DTCM RAM for time critical routines), 864 Kbytes of user SRAM, and 4 Kbytes of SRAM in Backup domain
- Dual mode Quad-SPI memory interface running up to 133 MHz
- Flexible external memory controller with up to 32-bit data bus:
 - SRAM, PSRAM, NOR Flash memory clocked up to 133 MHz in synchronous mode
 - SDRAM/LPSDR SDRAM
 - 8/16-bit NAND Flash memories
- CRC calculation unit

Security


 ROP, PC-ROP, active tamper, secure firmware upgrade support, Secure access mode

General-purpose input/outputs

Up to 168 I/O ports with interrupt capability

Reset and power management

- 3 separate power domains which can be independently clock-gated or switched off:
 - D1: high-performance capabilities



- D2: communication peripherals and timers
- D3: reset/clock control/power management
- 1.62 to 3.6 V application supply and I/Os
- POR, PDR, PVD and BOR
- Dedicated USB power embedding a 3.3 V internal regulator to supply the internal PHYs
- Embedded regulator (LDO) with configurable scalable output to supply the digital circuitry
- Voltage scaling in Run and Stop mode (5 configurable ranges)
- Backup regulator (~0.9 V)
- Voltage reference for analog peripheral/V_{RFF+}
- Low-power modes: Sleep, Stop, Standby and V_{BAT} supporting battery charging

Low-power consumption

Total current consumption down to 4 μA

Clock management

- Internal oscillators: 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI, 32 kHz LSI
- External oscillators: 4-48 MHz HSE, 32.768 kHz LSE
- 3× PLLs (1 for the system clock, 2 for kernel clocks) with Fractional mode

June 2018 DS12556 Rev 2 1/201

Interconnect matrix

- 3 bus matrices (1 AXI and 2 AHB)
- Bridges (5× AHB2-APB, 2× AXI2-AHB)

4 DMA controllers to unload the CPU

- 1× high-speed master direct memory access controller (MDMA) with linked list support
- 2× dual-port DMAs with FIFO
- 1× basic DMA with request router capabilities

Up to 35 communication peripherals

- 4× I2Cs FM+ interfaces (SMBus/PMBus)
- 4× USARTs/4x UARTs (ISO7816 interface, LIN, IrDA, up to 12.5 Mbit/s) and 1x LPUART
- 6× SPIs, 3 with muxed duplex I2S audio class accuracy via internal audio PLL or external clock, 1x I2S in LP domain (up to 133 MHz)
- 4x SAIs (serial audio interface)
- SPDIFRX interface
- SWPMI single-wire protocol master I/F
- MDIO Slave interface
- 2× SD/SDIO/MMC interfaces (up to 125 MHz)
- 2× CAN controllers: 2 with CAN FD, 1 with time-triggered CAN (TT-CAN)
- 2× USB OTG interfaces (1FS, 1HS/FS) crystalless solution with LPM and BCD
- Ethernet MAC interface with DMA controller
- HDMI-CEC
- 8- to 14-bit camera interface (up to 80 MHz)

11 analog peripherals

- 3× ADCs with 16-bit max. resolution (up to 36 channels, 4.5 MSPS at 12 bits)
- 1× temperature sensor
- 2× 12-bit D/A converters (1 MHz)
- 2× ultra-low-power comparators
- 2× operational amplifiers (8 MHz bandwidth)
- 1× digital filters for sigma delta modulator (DFSDM) with 8 channels/4 filters

Graphics

LCD-TFT controller up to XGA resolution

- Chrom-ART graphical hardware Accelerator™ (DMA2D) to reduce CPU load
- Hardware JPEG Codec

Up to 22 timers and watchdogs

- 1× high-resolution timer (2.5 ns max resolution)
- 2× 32-bit timers with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input (up to 200 MHz)
- 2× 16-bit advanced motor control timers (up to 200 MHz)
- 10× 16-bit general-purpose timers (up to 200 MHz)
- 5× 16-bit low-power timers (up to 200 MHz)
- 2× watchdogs (independent and window)
- 1× SysTick timer
- RTC with sub-second accuracy & HW calendar

Cryptographic acceleration

- AES 128, 192, 256, TDES,
- HASH (MD5, SHA-1, SHA-2), HMAC
- True random number generators

Debug mode

- SWD & JTAG interfaces
- 4-Kbyte Embedded Trace Buffer

96-bit unique ID

All packages are ECOPACK®2 compliant

Contents

1	Intro	duction	١	. 12
2	Desc	ription		. 13
3	Func	tional o	overview	. 18
	3.1	Arm [®] (Cortex [®] -M7 with FPU	. 18
	3.2	Memoi	ry protection unit (MPU)	. 18
	3.3	Memoi	ries	. 19
		3.3.1	Embedded Flash memory	. 19
		3.3.2	Secure access mode	. 19
		3.3.3	Embedded SRAM	. 20
	3.4	Boot m	nodes	. 20
	3.5	Power	supply management	. 21
		3.5.1	Power supply scheme	. 21
		3.5.2	Power supply supervisor	. 22
		3.5.3	Voltage regulator	. 23
	3.6	Low-po	ower strategy	. 23
	3.7	Reset	and clock controller (RCC)	. 24
		3.7.1	Clock management	. 24
		3.7.2	System reset sources	. 25
	3.8	Genera	al-purpose input/outputs (GPIOs)	. 25
	3.9	Bus-in	terconnect matrix	. 25
	3.10	DMA c	controllers	. 27
	3.11	Chrom	n-ART Accelerator™ (DMA2D)	. 27
	3.12	Nestec	d vectored interrupt controller (NVIC)	. 28
	3.13	Extend	ded interrupt and event controller (EXTI)	. 28
	3.14	Cyclic	redundancy check calculation unit (CRC)	. 28
	3.15	Flexibl	e memory controller (FMC)	. 29
	3.16		SPI memory interface (QUADSPI)	
	3.17		g-to-digital converters (ADCs)	
	3.18		erature sensor	
	3.19	•	pperation	



3.20	Digital-to-analog converters (DAC)	31
3.21	Ultra-low-power comparators (COMP)	31
3.22	Operational amplifiers (OPAMP) 3	31
3.23	Digital filter for sigma-delta modulators (DFSDM)	32
3.24	Digital camera interface (DCMI)	3
3.25	LCD-TFT controller	34
3.26	JPEG Codec (JPEG) 3	34
3.27	Random number generator (RNG)	34
3.28	Cryptographic acceleration (CRYPT and HASH)	35
3.29	Timers and watchdogs	35
	3.29.1 High-resolution timer (HRTIM1)	37
	3.29.2 Advanced-control timers (TIM1, TIM8)	38
	3.29.3 General-purpose timers (TIMx)	38
	3.29.4 Basic timers TIM6 and TIM7	39
	3.29.5 Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5) 3	39
	3.29.6 Independent watchdog	39
	3.29.7 Window watchdog	39
	3.29.8 SysTick timer	39
3.30	Real-time clock (RTC), backup SRAM and backup registers 4	Ю
3.31	Inter-integrated circuit interface (I ² C)	1
3.32	Universal synchronous/asynchronous receiver transmitter (USART) 4	1
3.33	Low-power universal asynchronous receiver transmitter (LPUART) 4	2
3.34	Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S) . 4	3
3.35	Serial audio interfaces (SAI)	-3
3.36	SPDIFRX Receiver Interface (SPDIFRX)	4
3.37	Single wire protocol master interface (SWPMI)	4
3.38	Management Data Input/Output (MDIO) slaves	-5
3.39	SD/SDIO/MMC card host interfaces (SDMMC) 4	-5
3.40	Controller area network (FDCAN1, FDCAN2) 4	-5
3.41	Universal serial bus on-the-go high-speed (OTG_HS) 4	6
3.42	Ethernet MAC interface with dedicated DMA controller (ETH) 4	-6
3.43	High-definition multimedia interface (HDMI)	
	- consumer electronics control (CEC)	.7
3 44	Debug infrastructure	١7



4	Memo	ry map	ping
5	Pin de	escriptio	ons49
6	Electr	ical cha	racteristics
	6.1	Paramet	ter conditions
		6.1.1	Minimum and maximum values
		6.1.2	Typical values
		6.1.3	Typical curves
		6.1.4	Loading capacitor
		6.1.5	Pin input voltage
		6.1.6	Power supply scheme87
		6.1.7	Current consumption measurement
	6.2	Absolute	e maximum ratings
	6.3	Operatin	ng conditions
		6.3.1	General operating conditions
		6.3.2	VCAP external capacitor
		6.3.3	Operating conditions at power-up / power-down
		6.3.4	Embedded reset and power control block characteristics92
		6.3.5	Embedded reference voltage
		6.3.6	Supply current characteristics
		6.3.7	Wakeup time from low-power modes
		6.3.8	External clock source characteristics
		6.3.9	Internal clock source characteristics
		6.3.10	PLL characteristics
		6.3.11	Memory characteristics
		6.3.12	EMC characteristics
		6.3.13	Absolute maximum ratings (electrical sensitivity)
		6.3.14	I/O current injection characteristics
		6.3.15	I/O port characteristics
		6.3.16	NRST pin characteristics
		6.3.17	FMC characteristics
		6.3.18	Quad-SPI interface characteristics
		6.3.19	Delay block (DLYB) characteristics
		6.3.20	16-bit ADC characteristics
		6.3.21	DAC electrical characteristics
		6.3.22	Voltage reference buffer characteristics



DS12556 Rev 2

5/201

9	Revi	sion his	tory
8	Orde	ering inf	ormation
		7.4.1	Reference document
	7.4	Therma	al characteristics
	7.3	TFBGA	A240+25 package information
	7.2	UFBGA	A176+25 package information
	7.1	LQFP1	00 package information
7	Pack	age info	ormation
		6.3.33	JTAG/SWD interface characteristics
		6.3.32	Communications interfaces
		6.3.31	Timer characteristics
		6.3.30	LCD-TFT controller (LTDC) characteristics
		6.3.29	Camera interface (DCMI) timing specifications
		6.3.28	Digital filter for Sigma-Delta Modulators (DFSDM) characteristics 166
		6.3.27	Operational amplifiers characteristics
		6.3.26	Comparator characteristics
		6.3.25	Voltage booster for analog switch
		6.3.24	V _{BAT} monitoring characteristics
		6.3.23	Temperature sensor characteristics



List of tables

Table 1.	STM32H750xB features and peripheral counts	
Table 2.	System vs domain low-power mode	
Table 3.	DFSDM implementation	. 33
Table 4.	Timer feature comparison	
Table 5.	USART features	. 42
Table 6.	Legend/abbreviations used in the pinout table	. 52
Table 7.	STM32H750xB pin/ball definition	. 53
Table 8.	Port A alternate functions	. 72
Table 9.	Port B alternate functions	. 73
Table 10.	Port C alternate functions	. 75
Table 11.	Port D alternate functions	. 77
Table 12.	Port E alternate functions	. 78
Table 13.	Port F alternate functions	. 79
Table 14.	Port G alternate functions	. 80
Table 15.	Port H alternate functions	. 82
Table 16.	Port I alternate functions	. 83
Table 17.	Port J alternate functions	. 84
Table 18.	Port K alternate functions	. 85
Table 19.	Voltage characteristics	. 88
Table 20.	Current characteristics	
Table 21.	Thermal characteristics	. 89
Table 22.	General operating conditions	. 90
Table 23.	VCAP operating conditions	
Table 24.	Operating conditions at power-up / power-down (regulator ON)	
Table 25.	Reset and power control block characteristics	
Table 26.	Embedded reference voltage	
Table 27.	Internal reference voltage calibration values	
Table 28.	Typical and maximum current consumption in Run mode, code with data processing	
	running from ITCM, regulator ON	. 95
Table 29.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory, cache ON, regulator ON	. 96
Table 30.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory, cache OFF, regulator ON	. 96
Table 31.	Typical consumption in Run mode and corresponding performance	
	versus code position	. 97
Table 32.	Typical current consumption batch acquisition mode	
Table 33.	Typical and maximum current consumption in Sleep mode, regulator ON	
Table 34.	Typical and maximum current consumption in Stop mode, regulator ON	
Table 35.	Typical and maximum current consumption in Standby mode	
Table 36.	Typical and maximum current consumption in VBAT mode	
Table 37.	Peripheral current consumption in Run mode	
Table 38.	Peripheral current consumption in Stop, Standby and VBAT mode	
Table 39.	Low-power mode wakeup timings	
Table 40.	High-speed external user clock characteristics	108
Table 41.	Low-speed external user clock characteristics	
Table 42.	4-48 MHz HSE oscillator characteristics	
Table 43.	Low-speed external user clock characteristics	
Table 44.	HSI48 oscillator characteristics.	



DS12556 Rev 2 7/201

List of tables

Table 45.	HSI oscillator characteristics	
Table 46.	CSI oscillator characteristics	
Table 47.	LSI oscillator characteristics	
Table 48.	PLL characteristics (wide VCO frequency range)	
Table 49.	PLL characteristics (medium VCO frequency range)	
Table 50.	Flash memory characteristics	
Table 51.	Flash memory programming	
Table 52.	Flash memory endurance and data retention	
Table 53.	EMS characteristics	
Table 54.	EMI characteristics	
Table 55.	ESD absolute maximum ratings	
Table 56.	Electrical sensitivities	
Table 57.	I/O current injection susceptibility	
Table 58.	I/O static characteristics	
Table 59.	Output voltage characteristics	
Table 60.	Output timing characteristics (HSLV OFF)	
Table 61.	Output timing characteristics (HSLV ON)	
Table 62.	NRST pin characteristics	
Table 63.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	
Table 64.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings	
Table 65.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	
Table 66.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings	132
Table 67.	Asynchronous multiplexed PSRAM/NOR read timings	
Table 68.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	133
Table 69.	Asynchronous multiplexed PSRAM/NOR write timings	
Table 70.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	
Table 71.	Synchronous multiplexed NOR/PSRAM read timings	
Table 72.	Synchronous multiplexed PSRAM write timings	
Table 73.	Synchronous non-multiplexed NOR/PSRAM read timings	
Table 74.	Synchronous non-multiplexed PSRAM write timings	
Table 75.	Switching characteristics for NAND Flash read cycles	
Table 76.	Switching characteristics for NAND Flash write cycles	
Table 77.	SDRAM read timings	
Table 78.	LPSDR SDRAM read timings	
Table 79.	SDRAM write timings	
Table 80.	LPSDR SDRAM write timings	
Table 81.	Quad-SPI characteristics in SDR mode	
Table 82.	Quad SPI characteristics in DDR mode	
Table 83.	Dynamics characteristics: Delay Block characteristics	
Table 84.	ADC characteristics	
Table 85.	ADC accuracy	
Table 86.	DAC characteristics	
Table 87.	DAC accuracy	
Table 88.	VREFBUF characteristics	
Table 89.	Temperature sensor characteristics	
Table 90.	Temperature sensor calibration values	
Table 91.	V _{BAT} monitoring characteristics	
Table 92.	V _{BAT} charging characteristics	161
Table 93.	Voltage booster for analog switch characteristics	
Table 94.	COMP characteristics	
Table 95.	OPAMP characteristics	
Table 96.	DFSDM measured timing 1.62-3.6 V	166



Table 97.	DCMI characteristics	169
Table 98.	LTDC characteristics	170
Table 99.	TIMx characteristics	172
Table 100.	Minimum i2c_ker_ck frequency in all I2C modes	173
Table 101.	I2C analog filter characteristics	
Table 102.	SPI dynamic characteristics	174
Table 103.	I ² S dynamic characteristics	177
Table 104.	SAI characteristics	179
Table 105.	MDIO Slave timing parameters	180
Table 106.	Dynamic characteristics: SD / MMC characteristics, VDD=2.7V to 3.6V	181
Table 107.	Dynamic characteristics: eMMC characteristics, VDD=1.71V to 1.9V	182
Table 108.	USB OTG_FS electrical characteristics	184
Table 109.	Dynamic characteristics: USB ULPI	184
Table 110.	Dynamics characteristics: Ethernet MAC signals for SMI	185
Table 111.	Dynamics characteristics: Ethernet MAC signals for RMII	186
Table 112.	Dynamics characteristics: Ethernet MAC signals for MII	187
Table 113.	Dynamics characteristics: JTAG characteristics	188
Table 114.	Dynamics characteristics: SWD characteristics	188
Table 115.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	191
Table 116.	UFBGA176+25 - ball, 10 x 10 mm, 0.65 mm pitch,	
	ultra fine pitch ball grid array package mechanical data	193
Table 117.	UFBGA 176+25 recommended PCB design rules (0.65 mm pitch BGA)	194
Table 118.	TFBG - 240 +25 ball, 14x14 mm, 0.8 mm pitch, fine pitch ball grid array	
	mechanical data	
Table 119.	TFBGA - 240+25ball recommended PCB design rules (0.8 mm pitch)	197
Table 120.	Thermal characteristics	
Table 121.	STM32H750xB ordering information scheme	199
Table 122.	Document revision history	200



DS12556 Rev 2 9/201

List of figures

Figure 1.	STM32H750xB block diagram	17
Figure 2.	Power-up/power-down sequence	22
Figure 3.	STM32H750xB bus matrix	
Figure 4.	LQFP100 pinout	
Figure 5.	UFBGA176+25 ballout	
Figure 6.	TFBGA240+25 ballout	
Figure 7.	Pin loading conditions	
Figure 8.	Pin input voltage	
Figure 9.	Power supply scheme	
Figure 10.	Current consumption measurement scheme	
Figure 11.	External capacitor C _{EXT}	
Figure 12.	High-speed external clock source AC timing diagram	
Figure 13.	Low-speed external clock source AC timing diagram	
Figure 14.	Typical application with an 8 MHz crystal	
Figure 15.	Typical application with a 32.768 kHz crystal	
Figure 16.	VIL/VIH for all I/Os except BOOT0	
Figure 17.	Recommended NRST pin protection	
Figure 18.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 19.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	
Figure 20.	Asynchronous multiplexed PSRAM/NOR read waveforms	
Figure 21.	Asynchronous multiplexed PSRAM/NOR write waveforms	
Figure 22.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 23.	Synchronous multiplexed PSRAM write timings	
Figure 24.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 25.	Synchronous non-multiplexed PSRAM write timings	
Figure 26.	NAND controller waveforms for read access	
Figure 27.	NAND controller waveforms for write access	
Figure 28.	NAND controller waveforms for common memory read access	
Figure 29.	NAND controller waveforms for common memory write access	
Figure 30.	SDRAM read access waveforms (CL = 1)	
Figure 31.	SDRAM write access waveforms	
Figure 32.	Quad-SPI timing diagram - SDR mode	
Figure 33.	Quad-SPI timing diagram - DDR mode	
Figure 34.	ADC accuracy characteristics (12-bit resolution)	
Figure 35.	Typical connection diagram using the ADC	
Figure 36.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	
Figure 37.	Power supply and reference decoupling (V_{REF+} connected to V_{DDA})	
Figure 38.	12-bit buffered /non-buffered DAC	
Figure 39.	Channel transceiver timing diagrams	
Figure 40.	DCMI timing diagram	
Figure 41.	LCD-TFT horizontal timing diagram	
Figure 42.	LCD-TFT vertical timing diagram	
Figure 43.	SPI timing diagram - slave mode and CPHA = 0	
Figure 44.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	176
Figure 45.	SPI timing diagram - master mode ⁽¹⁾	176
Figure 46.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	178
Figure 47.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	178
Figure 48	SAI master timing waveforms	180



Figure 49.	SAI slave timing waveforms	180
Figure 50.	MDIO Slave timing diagram	
Figure 51.	SDIO high-speed mode	
Figure 52.	SD default mode	
Figure 53.	DDR mode	
Figure 54.	ULPI timing diagram	
Figure 55.	Ethernet SMI timing diagram	
Figure 56.	Ethernet RMII timing diagram	
Figure 57.	Ethernet MII timing diagram	
Figure 58.	JTAG timing diagram	
Figure 59.	SWD timing diagram	
Figure 60.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline	
Figure 61.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	
	recommended footprint	192
Figure 62.	UFBGA176+25 - 201-ball, 10 x 10 mm, 0.65 mm pitch,	
	ultra fine pitch ball grid array package outline	193
Figure 63.	UFBGA176+25 - 201-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball	
	grid array package recommended footprint	194
Figure 64.	TFBGA - 240+25 ball, 14x14 mm, 0.8 mm pitch, fine pitch ball grid array	
	package outline	195
Figure 65.	TFBGA - 240+25 ball, 14x14 mm 0.8 mm pitch	
•	recommended footprint	196



DS12556 Rev 2 11/201

1 Introduction

This document provides information on STM32H750xB microcontrollers, such as description, functional overview, pin assignment and definition, electrical characteristics, packaging, and ordering information.

This document should be read in conjunction with the STM32H750xB reference manual (RM0433), available from the STMicroelectronics website *www.st.com*.

For information on the $\mathrm{Arm}^{\otimes(a)}$ Cortex $^{\otimes}$ -M7 core, please refer to the $\mathrm{Cortex}^{\otimes}$ -M7 Technical Reference Manual, available from the $\mathrm{http://www.arm.com}$ website.



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

2 Description

STM32H750xB devices are based on the high-performance Arm[®] Cortex[®]-M7 32-bit RISC core operating at up to 400 MHz. The Cortex[®] -M7 core features a floating point unit (FPU) which supports Arm[®] double-precision (IEEE 754 compliant) and single-precision data-processing instructions and data types. STM32H750xB devices support a full set of DSP instructions and a memory protection unit (MPU) to enhance application security.

STM32H750xB devices incorporate high-speed embedded memories with a Flash memory of 128 Kbytes, 1 Mbyte of RAM (including 192 Kbytes of TCM RAM, 864 Kbytes of user SRAM and 4 Kbytes of backup SRAM), as well as an extensive range of enhanced I/Os and peripherals connected to APB buses, AHB buses, 2x32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memory access.

All the devices offer three ADCs, two DACs, two ultra-low power comparators, a low-power RTC, a high-resolution timer, 12 general-purpose 16-bit timers, two PWM timers for motor control, five low-power timers, a true random number generator (RNG), and a cryptographic acceleration cell. The devices support four digital filters for external sigma-delta modulators (DFSDM). They also feature standard and advanced communication interfaces.

- Standard peripherals
 - Four I²Cs
 - Four USARTs, four UARTs and one LPUART
 - Six SPIs, three I²Ss in Half-duplex mode. To achieve audio class accuracy, the I²S peripherals can be clocked by a dedicated internal audio PLL or by an external clock to allow synchronization.
 - Four SAI serial audio interfaces
 - One SPDIFRX interface
 - One SWPMI (Single Wire Protocol Master Interface)
 - Management Data Input/Output (MDIO) slaves
 - Two SDMMC interfaces
 - A USB OTG full-speed and a USB OTG high-speed interface with full-speed capability (with the ULPI)
 - One FDCAN plus one TT-CAN interface
 - An Ethernet interface
 - Chrom-ART Accelerator[™]
 - HDMI-CEC
- Advanced peripherals including
 - A flexible memory control (FMC) interface
 - A Quad-SPI Flash memory interface
 - A camera interface for CMOS sensors
 - An LCD-TFT display controller
 - A JPEG hardware compressor/decompressor

Refer to *Table 1: STM32H750xB features and peripheral counts* for the list of peripherals available on each part number.

5

DS12556 Rev 2 13/201

STM32H750xB devices operate in the -40 to +85 °C temperature range from a 1.62 to 3.6 V power supply. The supply voltage can drop down to 1.62 V by using an external power supervisor (see *Section 3.5.2: Power supply supervisor*) and connecting the PDR_ON pin to V_{SS}. Otherwise the supply voltage must stay above 1.71 V with the embedded power voltage detector enabled.

Dedicated supply inputs for USB (OTG_FS and OTG_HS) are available on all packages except LQFP100 to allow a greater power supply choice.

A comprehensive set of power-saving modes allows the design of low-power applications.

STM32H750xB devices are offered in 3 packages ranging from 100 pins to 240 pins/balls. The set of included peripherals changes with the device chosen.

These features make STM32H750xB microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- · Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances
- Mobile applications, Internet of Things
- Wearable devices: smart watches.

Figure 1 shows the general block diagram of the device family.

Table 1. STM32H750xB features and peripheral counts

Р	eripherals	STM32H750VB	STM32H750IB	STM32H750XB
Flash memory in Kbytes		128		
	SRAM mapped onto AXI bus	512		
	SRAM1 (D2 domain)		128	
SRAM in Kbytes	SRAM2 (D2 domain)		128	
	SRAM3 (D2 domain)	32		
	SRAM4 (D3 domain)	64		
TCM RAM in Kbytes	ITCM RAM (instruction)	64		
Royles	DTCM RAM (data)		128	
Backup	SRAM (Kbytes)	4		
FMC		Yes		
Quad-SPI		Yes		
	Ethernet	Yes		



Table 1. STM32H750xB features and peripheral counts (continued)

Р	eripherals	STM32H750VB	STM32H750IB	STM32H750XB	
High-resolution		1			
	General-purpose		10		
Timers	Advanced-control (PWM)		2		
	Basic		2		
	Low-power	5			
Random	number generator	Yes			
Cryptog	graphic processor		Yes		
	SPI / I ² S		6/3 ⁽¹⁾		
	I ² C		4		
	USART/UART/ LPUART		4/4 /1		
	SAI		4		
Communication	SPDIFRX		4 inputs		
interfaces	SWPMI	Yes			
	MDIO	Yes			
	SDMMC	2			
	FDCAN/TT-CAN	1/1			
	USB OTG_FS	Yes			
USB OTG_HS		Yes			
Ethernet a	nd camera interface	Yes			
	LCD-TFT	Yes			
JI	PEG Codec	Yes			
Chrom-ART A	Accelerator™ (DMA2D)		Yes		
	GPIOs	82	140	168	
1	6-bit ADCs	3			
Numl	per of channels	Up to 36			
	12-bit DAC	Yes			
Number of channels		2			
Comparators		2			
Operational amplifiers		2			
DFSDM		Yes			
	m CPU frequency	400 MHz			
Ope	erating voltage	1.71 to 3.6 V ⁽²⁾	1.62 to	3.6 V ⁽³⁾	



DS12556 Rev 2 15/201

Table 1. STM32H750xB features and peripheral counts (continued)

Peripherals	STM32H750VB	STM32H750IB	STM32H750XB
Operating temperatures	Ambient temperatures: –40 up to +85 °C ⁽⁴⁾		
Operating temperatures	Junction to	emperature: -40 to	o + 125 °C
Package	LQFP100	UFBGA176+25	TFBGA240+25

- The SPI1, SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.
- 2. Since the LQFP100 package does not feature the PDR_ON pin (tied internally to V_{DD}), the minimum V_{DD} value for this package is 1.71 V.
- V_{DD}/V_{DDA} can drop down to 1.62 V by using an external power supervisor (see Section 3.5.2: Power supply supervisor) and connecting PDR_ON pin to V_{SS}. Otherwise the supply voltage must stay above 1.71 V with the embedded power voltage detector enabled.
- 4. The product junction temperature must be kept within the -40 to +125 °C temperature range.

47/




Figure 1. STM32H750xB block diagram

47/

DS12556 Rev 2 17/201

3 Functional overview

3.1 Arm® Cortex®-M7 with FPU

The Arm[®] Cortex[®]-M7 with double-precision FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and optimized power consumption, while delivering outstanding computational performance and low interrupt latency.

The Cortex®-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard architecture with L1 caches (16 Kbytes of I-cache and 16 Kbytes of D-cache)
- 64-bit AXI interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The following memory interfaces are supported:

- Separate Instruction and Data buses (Harvard Architecture) to optimize CPU latency
- Tightly Coupled Memory (TCM) interface designed for fast and deterministic SRAM accesses
- AXI Bus interface to optimize Burst transfers
- Dedicated low-latency AHB-Lite peripheral bus (AHBP) to connect to peripherals.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

It also supports single and double precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

Figure 1 shows the general block diagram of the STM32H750xB family.

Note: Cortex[®]-M7 with FPU core is binary compatible with the Cortex[®]-M4 core.

3.2 Memory protection unit (MPU)

The memory protection unit (MPU) manages the CPU access rights and the attributes of the system resources. It has to be programmed and enabled before use. Its main purposes are to prevent an untrusted user program to accidentally corrupt data used by the OS and/or by a privileged task, but also to protect data processes or read-protect memory regions.

The MPU defines access rules for privileged accesses and user program accesses. It allows defining up to 16 protected regions that can in turn be divided into up to 8 independent subregions, where region address, size, and attributes can be configured. The protection area ranges from 32 bytes to 4 Gbytes of addressable memory.

When an unauthorized access is performed, a memory management exception is generated.



3.3 Memories

3.3.1 Embedded Flash memory

The STM32H750xB devices embed 128 Kbytes of Flash memory that can be used for storing programs and data.

The Flash memory is organized as follows:

- 128 Kbytes of user Flash memory containing 128 Kbytes of System Flash memory from which the device can boot
- 2 Kbytes (64 Flash words) of user option bytes for user configuration

3.3.2 Secure access mode

In addition to other typical memory protection mechanism (RDP, PCROP), STM32H750xB devices introduce the Secure access mode, a new enhanced security feature. This mode allows developing user-defined secure services by ensuring, on the one hand code and data protection and on the other hand code safe execution.

Two types of secure services are available:

- STMicroelectronics Root Secure Services:
 - These services are embedded in System memory. They provide a secure solution for firmware and third-party modules installation. These services rely on cryptographic algorithms based on a device unique private key.
- User-defined secure services:
 - These services are embedded in user Flash memory. Examples of user secure services are proprietary user firmware update solution, secure Flash integrity check or any other sensitive applications that require a high level of protection.
 - The secure firmware is embedded in specific user Flash memory areas configured through option bytes.

Secure services are executed just after a reset and preempt all other applications to guarantee protected and safe execution. Once executed, the corresponding code and data are no more accessible.

The above secure services are available only for Cortex[®]-M7 core operating in Secure access mode. The other masters cannot access the option bytes involved in Secure access mode settings or the Flash secured areas.

577

DS12556 Rev 2 19/201

3.3.3 Embedded SRAM

All devices feature:

- 512 Kbytes of AXI-SRAM mapped onto AXI bus on D1 domain.
- SRAM1 mapped on D2 domain: 128 Kbytes
- SRAM2 mapped on D2 domain: 128 Kbytes
- SRAM3 mapped on D2 domain: 32 Kbytes
- SRAM4 mapped on D3 domain: 64 Kbytes
- 4 Kbytes of backup SRAM

The content of this area is protected against possible unwanted write accesses, and is retained in Standby or V_{BAT} mode.

RAM mapped to TCM interface (ITCM and DTCM):

Both ITCM and DTCM RAMs are 0 wait state memories. either They can be accessed either from the CPU or the MDMA (even in Sleep mode) through a specific AHB slave of the CPU(AHBP):

- 64 Kbytes of ITCM-RAM (instruction RAM)
 This RAM is connected to ITCM 64-bit interface designed for execution of critical real-times routines by the CPU.
- 128 Kbytes of DTCM-RAM (2x 64-Kbyte DTCM-RAMs on 2x32-bit DTCM ports) The DTCM-RAM could be used for critical real-time data, such as interrupt service routines or stack/heap memory. Both DTCM-RAMs can be used in parallel (for load/store operations) thanks to the Cortex[®]-M7 dual issue capability.

The MDMA can be used to load code or data in ITCM or DTCM RAMs.

Error code correction (ECC)

Over the product lifetime, and/or due to external events such as radiations, invalid bits in memories may occur. They can be detected and corrected by ECC. This is an expected behavior that has to be managed at final-application software level in order to ensure data integrity through ECC algorithms implementation.

SRAM data are protected by ECC:

- 7 ECC bits are added per 32-bit word.
- 8 ECC bits are added per 64-bit word for AXI-SRAM and ITCM-RAM.

The ECC mechanism is based on the SECDED algorithm. It supports single-error correction and double-error detection.

3.4 Boot modes

At startup, the boot memory space is selected by the BOOT pin and BOOT_ADDx option bytes, allowing to program any boot memory address from 0x0000 0000 to 0x3FFF FFFF which includes:

- All Flash address space
- All RAM address space: ITCM, DTCM RAMs and SRAMs
- The System memory bootloader

The boot loader is located in non-user System memory. It is used to reprogram the Flash memory through a serial interface (USART, I2C, SPI, USB-DFU). Refer to *STM32* microcontroller System memory Boot mode application note (AN2606) for details.

3.5 Power supply management

3.5.1 Power supply scheme

STM32H750xB power supply voltages are the following:

- V_{DD} = 1.62 to 3.6 V: external power supply for I/Os, provided externally through V_{DD} pins.
- V_{DDLDO} = 1.62 to 3.6 V: supply voltage for the internal regulator supplying V_{CORE}
- V_{DDA} = 1.62 to 3.6 V: external analog power supplies for ADC, DAC, COMP and OPAMP.
- V_{DD33USB} and V_{DD50USB}:
 - $V_{DD50USB}$ can be supplied through the USB cable to generate the $V_{DD33USB}$ via the USB internal regulator. This allows supporting a V_{DD} supply different from 3.3 V.
 - The USB regulator can be bypassed to supply directly $V_{DD33USB}$ if V_{DD} = 3.3 V.
- V_{BAT} = 1.2 to 3.6 V: power supply for the V_{SW} domain when V_{DD} is not present.
- V_{CAP}: V_{CORE} supply voltage, which values depend on voltage scaling (0.7 V, 0.9 V, 1.0 V, 1.1 V or 1.2 V). They are configured through VOS bits in PWR_D3CR register. The V_{CORE} domain is split into the following power domains that can be independently switch off.
 - D1 domain containing some peripherals and the Cortex[®]-M7 core.
 - D2 domain containing a large part of the peripherals.
 - D3 domain containing some peripherals and the system control.

During power-up and power-down phases, the following power sequence requirements must be respected (see *Figure 2*):

- When V_{DD} is below 1 V, other power supplies (V_{DDA} , $V_{DD33USB}$, $V_{DD50USB}$) must remain below V_{DD} + 300 mV.
- When V_{DD} is above 1 V, all power supplies are independent.

During the power-down phase, V_{DD} can temporarily become lower than other supplies only if the energy provided to the microcontroller remains below 1 mJ. This allows external decoupling capacitors to be discharged with different time constants during the power-down transient phase.

57/

DS12556 Rev 2 21/201




Figure 2. Power-up/power-down sequence

1. V_{DDx} refers to any power supply among V_{DDA} , $V_{DD33USB}$, $V_{DD50USB}$.

3.5.2 Power supply supervisor

The devices have an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry:

Power-on reset (POR)

The POR supervisor monitors V_{DD} power supply and compares it to a fixed threshold. The devices remain in Reset mode when V_{DD} is below this threshold,

Power-down reset (PDR)

The PDR supervisor monitors V_{DD} power supply. A reset is generated when V_{DD} drops below a fixed threshold.

The PDR supervisor can be enabled/disabled through PDR_ON pin.

Brownout reset (BOR)

The BOR supervisor monitors V_{DD} power supply. Three BOR thresholds (from 2.1 to 2.7 V) can be configured through option bytes. A reset is generated when V_{DD} drops below this threshold.

577

3.5.3 Voltage regulator

The same voltage regulator supplies the 3 power domains (D1, D2 and D3). D1 and D2 can be independently switched off.

Voltage regulator output can be adjusted according to application needs through 5 power supply levels:

- Run mode (VOS1 to VOS3)
 - Scale 1: high performance
 - Scale 2: medium performance and consumption
 - Scale 3: optimized performance and low-power consumption
- Stop mode (SVOS3 to SVOS5)
 - Scale 3: peripheral with wakeup from Stop mode capabilities (UART, SPI, I2C, LPTIM) are operational
 - Scale 4 and 5 where the peripheral with wakeup from Stop mode is disabled
 The peripheral functionality is disabled but wakeup from Stop mode is possible through GPIO or asynchronous interrupt.

3.6 Low-power strategy

There are several ways to reduce power consumption on STM32H750xB:

- Decrease dynamic power consumption by slowing down the system clocks even in Run mode and individually clock gating the peripherals that are not used.
- Save power consumption when the CPU is idle, by selecting among the available low-power mode according to the user application needs. This allows achieving the best compromise between short startup time, low-power consumption, as well as available wakeup sources.

The devices feature several low-power modes:

- CSleep (CPU clock stopped)
- CStop (CPU sub-system clock stopped)
- DStop (Domain bus matrix clock stopped)
- Stop (System clock stopped)
- DStandby (Domain powered down)
- Standby (System powered down)

CSleep and CStop low-power modes are entered by the MCU when executing the WFI (Wait for Interrupt) or WFE (Wait for Event) instructions, or when the SLEEPONEXIT bit of the Cortex[®]-Mx core is set after returning from an interrupt service routine.

A domain can enter low-power mode (DStop or DStandby) when the processor, its subsystem and the peripherals allocated in the domain enter low-power mode.

If part of the domain is not in low-power mode, the domain remains in the current mode.

Finally the system can enter Stop or Standby when all EXTI wakeup sources are cleared and the power domains are in DStop or DStandby mode.

5

DS12556 Rev 2 23/201

System power mode	D1 domain power mode	D2 domain power mode	D3 domain power mode
Run	DRun/DStop/DStandby	DRun/DStop/DStandby	DRun
Stop	DStop/DStandby	DStop/DStandby	DStop
Standby	DStandby	DStandby	DStandby

Table 2. System vs domain low-power mode

3.7 Reset and clock controller (RCC)

The clock and reset controller is located in D3 domain. The RCC manages the generation of all the clocks, as well as the clock gating and the control of the system and peripheral resets. It provides a high flexibility in the choice of clock sources and allows to apply clock ratios to improve the power consumption. In addition, on some communication peripherals that are capable to work with two different clock domains (either a bus interface clock or a kernel peripheral clock), the system frequency can be changed without modifying the baudrate.

3.7.1 Clock management

The devices embed four internal oscillators, two oscillators with external crystal or resonator, two internal oscillators with fast startup time and three PLLs.

The RCC receives the following clock source inputs:

- Internal oscillators:
 - 64 MHz HSI clock
 - 48 MHz RC oscillator
 - 4 MHz CSI clock
 - 32 kHz LSI clock
- External oscillators:
 - 4-48 MHz HSE clock
 - 32.768 kHz LSE clock

The RCC provides three PLLs: one for system clock, two for kernel clocks.

The system starts on the HSI clock. The user application can then select the clock configuration.

3.7.2 System reset sources

Power-on reset initializes all registers while system reset reinitializes the system except for the debug, part of the RCC and power controller status registers, as well as the backup power domain.

A system reset is generated in the following cases:

- Power-on reset (pwr por rst)
- Brownout reset
- Low level on NRST pin (external reset)
- Window watchdog
- Independent watchdog
- Software reset
- Low-power mode security reset
- Exit from Standby

3.8 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

After reset, all GPIOs (except debug pins) are in Analog mode to reduce power consumption (refer to GPIOs register reset values in the device reference manual).


The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.9 Bus-interconnect matrix

The devices feature an AXI bus matrix, two AHB bus matrices and bus bridges that allow interconnecting bus masters with bus slaves (see *Figure 3*).

57/

DS12556 Rev 2 25/201



\7/

3.10 DMA controllers

. The devices feature four DMA instances to unload CPU activity:

A master direct memory access (MDMA)

The MDMA is a high-speed DMA controller, which is in charge of all types of memory transfers (peripheral to memory, memory to memory, memory to peripheral), without any CPU action. It features a master AXI interface and a dedicated AHB interface to access Cortex[®]-M7 TCM memories.

The MDMA is located in D1 domain. It is able to interface with the other DMA controllers located in D2 domain to extend the standard DMA capabilities, or can manage peripheral DMA requests directly.

Each of the 16 channels can perform single block transfers, repeated block transfers and linked list transfers.

- Two dual-port DMAs (DMA1, DMA2) located in D2 domain, with FIFO and request router capabilities.
- One basic DMA (BDMA) located in D3 domain, with request router capabilities.

The DMA request router could be considered as an extension of the DMA controller. It routes the DMA peripheral requests to the DMA controller itself. This allowing managing the DMA requests with a high flexibility, maximizing the number of DMA requests that run concurrently, as well as generating DMA requests from peripheral output trigger or DMA event.

3.11 Chrom-ART Accelerator™ (DMA2D)

The Chrom-Art Accelerator™ (DMA2D) is a graphical accelerator which offers advanced bit blitting, row data copy and pixel format conversion. It supports the following functions:

- Rectangle filling with a fixed color
- Rectangle copy
- Rectangle copy with pixel format conversion
- Rectangle composition with blending and pixel format conversion

Various image format coding are supported, from indirect 4bpp color mode up to 32bpp direct color. It embeds dedicated memory to store color lookup tables. The DMA2D also supports block based YCbCr to handle JPEG decoder output.

An interrupt can be generated when an operation is complete or at a programmed watermark.

All the operations are fully automatized and are running independently from the CPU or the DMAs.

577

DS12556 Rev 2 27/201

3.12 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller which is able to manage 16 priority levels, and handle up to 150 maskable interrupt channels plus the 16 interrupt lines of the Cortex[®]-M7 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor context automatically saved on interrupt entry, and restored on interrupt exit
 with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

3.13 Extended interrupt and event controller (EXTI)

The EXTI controller performs interrupt and event management. In addition, it can wake up the processor, power domains and/or D3 domain from Stop mode.

The EXTI handles up to 89 independent event/interrupt lines split as 28 configurable events and 61 direct events .

Configurable events have dedicated pending flags, active edge selection, and software trigger capable.

Direct events provide interrupts or events from peripherals having a status flag.

3.14 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a programmable polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.15 Flexible memory controller (FMC)

The FMC controller main features are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM)
 - NOR Flash memory/OneNAND Flash memory
 - PSRAM (4 memory banks)
 - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) memories
- 8-,16-,32-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is the FMC kernel clock divided by 2.

3.16 Quad-SPI memory interface (QUADSPI)

All devices embed a Quad-SPI memory interface, which is a specialized communication interface targeting Single, Dual or Quad-SPI Flash memories. It supports both single and double datarate operations.

It can operate in any of the following modes:

- · Direct mode through registers
- External Flash status register polling mode
- Memory mapped mode.

Up to 256 Mbytes of external Flash memory can be mapped, and 8-, 16- and 32-bit data accesses are supported as well as code execution.

The opcode and the frame format are fully programmable.

3.17 Analog-to-digital converters (ADCs)

The STM32H750xB devices embed three analog-to-digital converters, which resolution can be configured to 16, 14, 12, 10 or 8 bits. The sampling rates are respectively 3.6 MSPS, 4 MSPS, 4.5 MSPS, 5 MSPS and 6 MSPS when the ADC frequency (f_{ADC}) is 36 MHz.

Each ADC shares up to 20 external channels, performing conversions in the Single-shot or Scan mode. In Scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller, thus allowing to automatically transfer ADC converted values to a destination location without any software action.

5

DS12556 Rev 2 29/201

In addition, an analog watchdog feature can accurately monitor the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4, TIM6, TIM8, TIM15, HRTIM1 and LPTIM1 timer.

3.18 Temperature sensor

STM32H750xB devices embed a temperature sensor that generates a voltage (V_{TS}) that varies linearly with the temperature. This temperature sensor is internally connected to ADC3_IN18. The conversion range is between 1.7 V and 3.6 V. It can measure the device junction temperature ranging from -40 to +125 °C.

The temperature sensor have a good linearity, but it has to be calibrated to obtain a good overall accuracy of the temperature measurement. As the temperature sensor offset varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only. To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the System memory area, which is accessible in Read-only mode.

3.19 V_{BAT} operation

The V_{BAT} power domain contains the RTC, the backup registers and the backup SRAM.

To optimize battery duration, this power domain is supplied by V_{DD} when available or by the voltage applied on VBAT pin (when V_{DD} supply is not present). V_{BAT} power is switched when the PDR detects that V_{DD} dropped below the PDR level.

The voltage on the VBAT pin could be provided by an external battery, a supercapacitor or directly by V_{DD} , in which case, the V_{DD} mode is not functional.

 V_{BAT} operation is activated when V_{DD} is not present.

The V_{BAT} pin supplies the RTC, the backup registers and the backup SRAM.

Note:

When the microcontroller is supplied from V_{BAT} , external interrupts and RTC alarm/events do not exit it from V_{BAT} operation.

When PDR_ON pin is connected to V_{SS} (Internal Reset OFF), the V_{BAT} functionality is no more available and V_{BAT} pin should be connected to V_{DD} .

5//

3.20 Digital-to-analog converters (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel including DMA underrun error detection
- external triggers for conversion
- input voltage reference V_{RFF+} or internal VREFBUF reference.

The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

3.21 Ultra-low-power comparators (COMP)

STM32H750xB devices embed two rail-to-rail comparators (COMP1 and COMP2). They feature programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) as well as selectable output polarity.

The reference voltage can be one of the following:

- An external I/O
- A DAC output channel
- An internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers, and be combined into a window comparator.

3.22 Operational amplifiers (OPAMP)

STM32H750xB devices embed two rail-to-rail operational amplifiers (OPAMP1 and OPAMP2) with external or internal follower routing and PGA capability.

The operational amplifier main features are:

- PGA with a non-inverting gain ranging of 2, 4, 8 or 16 or inverting gain ranging of -1, -3,
 -7 or -15
- One positive input connected to DAC
- Output connected to internal ADC
- Low input bias current down to 1 nA
- Low input offset voltage down to 1.5 mV
- Gain bandwidth up to 8 MHz

5

DS12556 Rev 2 31/201

The devices embeds two operational amplifiers (OPAMP1 and OPAMP2) with two inputs and one output each. These three I/Os can be connected to the external pins, thus enabling any type of external interconnections. The operational amplifiers can be configured internally as a follower, as an amplifier with a non-inverting gain ranging from 2 to 16 or with inverting gain ranging from -1 to -15.

3.23 Digital filter for sigma-delta modulators (DFSDM)

The devices embed one DFSDM with 4 digital filters modules and 8 external input serial channels (transceivers) or alternately 8 internal parallel inputs support.

The DFSDM peripheral is dedicated to interface the external $\Sigma\Delta$ modulators to microcontroller and then to perform digital filtering of the received data streams (which represent analog value on $\Sigma\Delta$ modulators inputs). DFSDM can also interface PDM (Pulse Density Modulation) microphones and perform PDM to PCM conversion and filtering in hardware. DFSDM features optional parallel data stream inputs from internal ADC peripherals or microcontroller memory (through DMA/CPU transfers into DFSDM).

DFSDM transceivers support several serial interface formats (to support various $\Sigma\Delta$ modulators). DFSDM digital filter modules perform digital processing according user selected filter parameters with up to 24-bit final ADC resolution.

The DFSDM peripheral supports:

- 8 multiplexed input digital serial channels:
 - configurable SPI interface to connect various SD modulator(s)
 - configurable Manchester coded 1 wire interface support
 - PDM (Pulse Density Modulation) microphone input support
 - maximum input clock frequency up to 20 MHz (10 MHz for Manchester coding)
 - clock output for SD modulator(s): 0..20 MHz
- alternative inputs from 8 internal digital parallel channels (up to 16 bit input resolution):
 - internal sources: ADC data or memory data streams (DMA)
- 4 digital filter modules with adjustable digital signal processing:
 - Sinc^x filter: filter order/type (1..5), oversampling ratio (up to 1..1024)
 - integrator: oversampling ratio (1..256)
- up to 24-bit output data resolution, signed output data format
- automatic data offset correction (offset stored in register by user)
- continuous or single conversion
- start-of-conversion triggered by:
 - software trigger
 - internal timers
 - external events
 - start-of-conversion synchronously with first digital filter module (DFSDM0)
- analog watchdog feature:
 - low value and high value data threshold registers
 - dedicated configurable Sincx digital filter (order = 1..3, oversampling ratio = 1..32)
 - input from final output data or from selected input digital serial channels
 - continuous monitoring independently from standard conversion



- short circuit detector to detect saturated analog input values (bottom and top range):
 - up to 8-bit counter to detect 1..256 consecutive 0's or 1's on serial data stream
 - monitoring continuously each input serial channel
- break signal generation on analog watchdog event or on short circuit detector event
- extremes detector:
 - storage of minimum and maximum values of final conversion data
 - refreshed by software
- DMA capability to read the final conversion data
- interrupts: end of conversion, overrun, analog watchdog, short circuit, input serial channel clock absence
- "regular" or "injected" conversions:
 - "regular" conversions can be requested at any time or even in Continuous mode without having any impact on the timing of "injected" conversions
 - "injected" conversions for precise timing and with high conversion priority

DFSDM features

DFSDM1

Number of filters

4

Number of input transceivers/channels

Internal ADC parallel input

X

Number of external triggers

Regular channel information in identification register

Table 3. DFSDM implementation

3.24 Digital camera interface (DCMI)

The devices embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can achieve a data transfer rate up to 140 Mbyte/s using a 80 MHz pixel clock. It features:

- Programmable polarity for the input pixel clock and synchronization signals
- Parallel data communication can be 8-, 10-, 12- or 14-bit
- Supports 8-bit progressive video monochrome or raw bayer format, YCbCr 4:2:2 progressive video, RGB 565 progressive video or compressed data (like JPEG)
- Supports Continuous mode or Snapshot (a single frame) mode
- Capability to automatically crop the image

57/

DS12556 Rev 2

33/201

3.25 **LCD-TFT** controller

The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue) and delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024x768) resolution with the following features:

- 2 display layers with dedicated FIFO (64x64-bit)
- Color Look-Up table (CLUT) up to 256 colors (256x24-bit) per layer
- Up to 8 input color formats selectable per layer
- Flexible blending between two layers using alpha value (per pixel or constant)
- Flexible programmable parameters for each layer
- Color keying (transparency color)
- Up to 4 programmable interrupt events
- AXI master interface with burst of 16 words

3.26 JPEG Codec (JPEG)

The JPEG Codec can encode and decode a JPEG stream as defined in the ISO/IEC 10918-1 specification. It provides an fast and simple hardware compressor and decompressor of JPEG images with full management of JPEG headers.

The JPEG codec main features are as follows:

- 8-bit/channel pixel depths
- Single clock per pixel encoding and decoding
- Support for JPEG header generation and parsing
- Up to four programmable quantization tables
- Fully programmable Huffman tables (two AC and two DC)
- Fully programmable minimum coded unit (MCU)
- Encode/decode support (non simultaneous)
- Single clock Huffman coding and decoding
- Two-channel interface: Pixel/Compress In, Pixel/Compressed Out
- Support for single greyscale component
- Ability to enable/disable header processing
- Fully synchronous design
- Configuration for High-speed decode mode

3.27 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

DS12556 Rev 2 34/201

3.28 Cryptographic acceleration (CRYPT and HASH)

The devices embed a cryptographic processor that supports the advanced cryptographic algorithms usually required to ensure confidentiality, authentication, data integrity and non-repudiation when exchanging messages with a peer:

- Encryption/Decryption
 - DES/TDES (data encryption standard/triple data encryption standard): ECB (electronic codebook) and CBC (cipher block chaining) chaining algorithms, 64-, 128- or 192-bit key
 - AES (advanced encryption standard): ECB, CBC, GCM, CCM, and CTR (Counter mode) chaining algorithms, 128, 192 or 256-bit key
- Universal HASH
 - SHA-1 and SHA-2 (secure HASH algorithms)
 - MD5
 - HMAC

The cryptographic accelerator supports DMA request generation.

3.29 Timers and watchdogs

The devices include one high-resolution timer, two advanced-control timers, ten general-purpose timers, two basic timers, five low-power timers, two watchdogs and a SysTick timer.

All timer counters can be frozen in Debug mode.

Table 4 compares the features of the advanced-control, general-purpose and basic timers.

Max Max **DMA** Capture/ timer Comple-Timer Counter Counter **Prescaler** interface Timer request compare mentary clock type resolution type factor clock generation channels output (MHz) (MHz) /1 /2 /4 High-(x2 x4 x8 HRTIM1 400 resolution 16-bit Up Yes 10 Yes 400 x16 x32, timer with DLL) Any Up, integer TIM1, Advanced 16-bit between 1 100 200 Down, Yes 4 Yes -control TIM8 Up/down and 65536

Table 4. Timer feature comparison

5/

DS12556 Rev 2 35/201

Table 4. Timer feature comparison (continued)

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Comple- mentary output	Max interface clock (MHz)	Max timer clock (MHz)
General purpose	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	100	200
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	100	200
	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	No	100	200
	TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No	100	200
	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1	100	200
	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1	100	200
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	100	200
Low- power timer	LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5	16-bit	Up	1, 2, 4, 8, 16, 32, 64, 128	No	0	No	100	200

The maximum timer clock is up to 400 MHz depending on TIMPRE bit in the RCC_CFGR register and D2PRE1/2 bits in RCC_D2CFGR register.

577

3.29.1 High-resolution timer (HRTIM1)

The high-resolution timer (HRTIM1) allows generating digital signals with high-accuracy timings, such as PWM or phase-shifted pulses.

It consists of 6 timers, 1 master and 5 slaves, totaling 10 high-resolution outputs, which can be coupled by pairs for deadtime insertion. It also features 5 fault inputs for protection purposes and 10 inputs to handle external events such as current limitation, zero voltage or zero current switching.

The HRTIM1 timer is made of a digital kernel clocked at 400 MHz The high-resolution is available on the 10 outputs in all operating modes: variable duty cycle, variable frequency, and constant ON time.

The slave timers can be combined to control multiswitch complex converters or operate independently to manage multiple independent converters.

The waveforms are defined by a combination of user-defined timings and external events such as analog or digital feedbacks signals.

HRTIM1 timer includes options for blanking and filtering out spurious events or faults. It also offers specific modes and features to offload the CPU: DMA requests, Burst mode controller, Push-pull and Resonant mode.

It supports many topologies including LLC, Full bridge phase shifted, buck or boost converters, either in voltage or current mode, as well as lighting application (fluorescent or LED). It can also be used as a general purpose timer, for instance to achieve high-resolution PWM-emulated DAC.



DS12556 Rev 2 37/201

3.29.2 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (Edge- or Center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 and TIM8 support independent DMA request generation.

3.29.3 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32H750xB devices (see *Table 4* for differences).

TIM2, TIM3, TIM4, TIM5

The devices include 4 full-featured general-purpose timers: TIM2, TIM3, TIM4 and TIM5. TIM2 and TIM5 are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler while TIM3 and TIM4 are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. All timers feature 4 independent channels for input capture/output compare, PWM or One-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

TIM2, TIM3, TIM4 and TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

TIM12, TIM13, TIM14, TIM15, TIM16, TIM17

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM13, TIM14, TIM16 and TIM17 feature one independent channel, whereas TIM12 and TIM15 have two independent channels for input capture/output compare, PWM or One-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers or used as simple timebases.

DS12556 Rev 2

38/201

3.29.4 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

TIM6 and TIM7 support independent DMA request generation.

3.29.5 Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5)

The low-power timers have an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / One-shot mode
- Selectable software / hardware input trigger
- Selectable clock source:
- Internal clock source: LSE, LSI, HSI or APB clock
- External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

3.29.6 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

3.29.7 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in Debug mode.

3.29.8 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source.

577

DS12556 Rev 2 39/201

3.30 Real-time clock (RTC), backup SRAM and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to V_{BAT} mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC and the 32 backup registers are supplied through a switch that takes power either from the V_{DD} supply when present or from the V_{BAT} pin.

The backup registers are 32-bit registers used to store 128 bytes of user application data when VDD power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low-power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in V_{BAT} mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in V_{BAT} mode, but is functional in all low-power modes.

All RTC events (Alarm, Wakeup Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.

47/

3.31 Inter-integrated circuit interface (I2C)

STM32H750xB devices embed four I²C interfaces.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and Master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (Packet Error Checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power System Management Protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

3.32 Universal synchronous/asynchronous receiver transmitter (USART)

STM32H750xB devices have four embedded universal synchronous receiver transmitters (USART1, USART2, USART3 and USART6) and four universal asynchronous receiver transmitters (UART4, UART5, UART7 and UART8). Refer to *Table 5* for a summary of USARTx and UARTx features.

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire Half-duplex communication mode and have LIN Master/Slave capability. They provide hardware management of the CTS and RTS signals, and RS485 Driver Enable. They are able to communicate at speeds of up to 12.5 Mbit/s.

USART1, USART2, USART3 and USART6 also provide Smartcard mode (ISO 7816 compliant) and SPI-like communication capability.

The USARTs embed a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

577

DS12556 Rev 2 41/201

All USART have a clock domain independent from the CPU clock, allowing the USARTx to wake up the MCU from Stop mode. The wakeup from Stop mode is programmable and can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Specific TXFIFO/RXFIFO status when FIFO mode is enabled.

All USART interfaces can be served by the DMA controller.

Table 5. USART features

USART modes/features ⁽¹⁾	USART1/2/3/6	UART4/5/7/8
Hardware flow control for modem	X	X
Continuous communication using DMA	Х	X
Multiprocessor communication	Х	Х
Synchronous mode (Master/Slave)	Х	-
Smartcard mode	Х	-
Single-wire Half-duplex communication	Х	Х
IrDA SIR ENDEC block	Х	X
LIN mode	Х	X
Dual clock domain and wakeup from low power mode	Х	Х
Receiver timeout interrupt	Х	Х
Modbus communication	Х	Х
Auto baud rate detection	Х	Х
Driver Enable	Х	Х
USART data length	7, 8 and	d 9 bits
Tx/Rx FIFO	Х	Х
Tx/Rx FIFO size	1	6

^{1.} X = supported.

3.33 Low-power universal asynchronous receiver transmitter (LPUART)

The device embeds one Low-Power UART (LPUART1). The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUARTs embed a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

The LPUART has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode. The wakeup from Stop mode are programmable and can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Specific TXFIFO/RXFIFO status when FIFO mode is enabled.

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

3.34 Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S)

The devices feature up to six SPIs (SPI2S1, SPI2S2, SPI2S3, SPI4, SPI5 and SPI6) that allow communicating up to 150 Mbits/s in Master and Slave modes, in Half-duplex, Full-duplex and Simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable from 4 to 16 bits. All SPI interfaces support NSS pulse mode, TI mode, Hardware CRC calculation and 8x 8-bit embedded Rx and Tx FIFOs with DMA capability.

Three standard I^2S interfaces (multiplexed with SPI1, SPI2 and SPI3) are available. They can be operated in Master or Slave mode, in Simplex communication modes, and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I^2S interfaces is/are configured in Master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency. All I^2S interfaces support 16x 8-bit embedded Rx and Tx FIFOs with DMA capability.

3.35 Serial audio interfaces (SAI)

The devices embed 4 SAIs (SAI1, SAI2, SAI3 and SAI4) that allow designing many stereo or mono audio protocols such as I2S, LSB or MSB-justified, PCM/DSP, TDM or AC'97. An SPDIF output is available when the audio block is configured as a transmitter. To bring this level of flexibility and reconfigurability, the SAI contains two independent audio sub-blocks. Each block has it own clock generator and I/O line controller.

Audio sampling frequencies up to 192 kHz are supported.

In addition, up to 8 microphones can be supported thanks to an embedded PDM interface. The SAI can work in master or slave configuration. The audio sub-blocks can be either receiver or transmitter and can work synchronously or asynchronously (with respect to the other one). The SAI can be connected with other SAIs to work synchronously.

5

DS12556 Rev 2 43/201

3.36 SPDIFRX Receiver Interface (SPDIFRX)

The SPDIFRX peripheral is designed to receive an S/PDIF flow compliant with IEC-60958 and IEC-61937. These standards support simple stereo streams up to high sample rate, and compressed multi-channel surround sound, such as those defined by Dolby or DTS (up to 5.1).

The main SPDIFRX features are the following:

- Up to 4 inputs available
- · Automatic symbol rate detection
- Maximum symbol rate: 12.288 MHz
- Stereo stream from 32 to 192 kHz supported
- Supports Audio IEC-60958 and IEC-61937, consumer applications
- Parity bit management
- Communication using DMA for audio samples
- Communication using DMA for control and user channel information
- Interrupt capabilities

The SPDIFRX receiver provides all the necessary features to detect the symbol rate, and decode the incoming data stream. The user can select the wanted SPDIF input, and when a valid signal will be available, the SPDIFRX will re-sample the incoming signal, decode the Manchester stream, recognize frames, sub-frames and blocks elements. It delivers to the CPU decoded data, and associated status flags.

The SPDIFRX also offers a signal named spdif_frame_sync, which toggles at the S/PDIF sub-frame rate that will be used to compute the exact sample rate for clock drift algorithms.

3.37 Single wire protocol master interface (SWPMI)

The Single wire protocol master interface (SWPMI) is the master interface corresponding to the Contactless Frontend (CLF) defined in the ETSI TS 102 613 technical specification. The main features are:

- Full-duplex communication mode
- automatic SWP bus state management (active, suspend, resume)
- configurable bitrate up to 2 Mbit/s
- automatic SOF, EOF and CRC handling

SWPMI can be served by the DMA controller.

577

3.38 Management Data Input/Output (MDIO) slaves

The devices embed an MDIO slave interface it includes the following features:

- 32 MDIO Registers addresses, each of which is managed using separate input and output data registers:
 - 32 x 16-bit firmware read/write, MDIO read-only output data registers
 - 32 x 16-bit firmware read-only, MDIO write-only input data registers
- Configurable slave (port) address
- Independently maskable interrupts/events:
 - MDIO Register write
 - MDIO Register read
 - MDIO protocol error
- Able to operate in and wake up from Stop mode

3.39 SD/SDIO/MMC card host interfaces (SDMMC)

Two SDMMC host interfaces are available. They support *MultiMediaCard System*Specification Version 4.51 in three different databus modes: 1 bit (default), 4 bits and 8 bits.

Both interfaces support the *SD memory card specifications version 4.1.* and the *SDIO card specification version 4.0.* in two different databus modes: 1 bit (default) and 4 bits.

Each SDMMC host interface supports only one SD/SDIO/MMC card at any one time and a stack of MMC Version 4.51 or previous.

The SDMMC host interface embeds a dedicated DMA controller allowing high-speed transfers between the interface and the SRAM.

3.40 Controller area network (FDCAN1, FDCAN2)

The controller area network (CAN) subsystem consists of two CAN modules, a shared message RAM memory and a clock calibration unit.

Both CAN modules (FDCAN1 and FDCAN2) are compliant with ISO 11898-1 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0.

FDCAN1 supports time triggered CAN (TTCAN) specified in ISO 11898-4, including event synchronized time-triggered communication, global system time, and clock drift compensation. The FDCAN1 contains additional registers, specific to the time triggered feature. The CAN FD option can be used together with event-triggered and time-triggered CAN communication.

A 10-Kbyte message RAM memory implements filters, receive FIFOs, receive buffers, transmit event FIFOs, transmit buffers (and triggers for TTCAN). This message RAM is shared between the two FDCAN1 and FDCAN2 modules.

The common clock calibration unit is optional. It can be used to generate a calibrated clock for both FDCAN1 and FDCAN2 from the HSI internal RC oscillator and the PLL, by evaluating CAN messages received by the FDCAN1.

577

DS12556 Rev 2 45/201

3.41 Universal serial bus on-the-go high-speed (OTG HS)

The devices embed two USB OTG high-speed (up to 480 Mbit/s) device/host/OTG peripheral. OTG-HS1 supports both full-speed and high-speed operations, while OTG-HS2 supports only full-speed operations. They both integrate the transceivers for full-speed operation (12 Mbit/s) and are able to operate from the internal HSI48 oscillator. OTG-HS1 features a UTMI low-pin interface (ULPI) for high-speed operation (480 Mbit/s). When using the USB OTG-HS1 in HS mode, an external PHY device connected to the ULPI is required.

The USB OTG HS peripherals are compliant with the USB 2.0 specification and with the OTG 2.0 specification. They have software-configurable endpoint setting and supports suspend/resume. The USB OTG controllers require a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The main features are:

- Combined Rx and Tx FIFO size of 4 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 9 bidirectional endpoints (including EP0)
- 16 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Battery Charging Specification Revision 1.2 support
- Internal FS OTG PHY support
- External HS or HS OTG operation supporting ULPI in SDR mode (OTG_HS1 only) The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

3.42 Ethernet MAC interface with dedicated DMA controller (ETH)

The devices provide an IEEE-802.3-2002-compliant media access controller (MAC) for ethernet LAN communications through an industry-standard medium-independent interface (MII) or a reduced medium-independent interface (RMII). The microcontroller requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). The PHY is connected to the device MII port using 17 signals for MII or 9 signals for RMII, and can be clocked using the 25 MHz (MII) from the microcontroller.

The devices include the following features:

- Supports 10 and 100 Mbit/s rates
- Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM and the descriptors
- Tagged MAC frame support (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames) support
- 32-bit CRC generation and removal
- Several address filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 2 Kbytes.
- Supports hardware PTP (precision time protocol) in accordance with IEEE 1588 2008 (PTP V2) with the time stamp comparator connected to the TIM2 input
- Triggers interrupt when system time becomes greater than target time

3.43 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The devices embed a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI-CEC controller to wakeup the MCU from Stop mode on data reception.

3.44 Debug infrastructure

The devices offer a comprehensive set of debug and trace features to support software development and system integration.

- Breakpoint debugging
- Code execution tracing
- Software instrumentation
- JTAG debug port
- Serial-wire debug port
- Trigger input and output
- Serial-wire trace port
- Trace port
- Arm[®] CoreSight[™] debug and trace components

The debug can be controlled via a JTAG/Serial-wire debug access port, using industry standard debugging tools.

The trace port performs data capture for logging and analysis.

5

DS12556 Rev 2 47/201


4 Memory mapping

Refer to the product line reference manual for details on the memory mapping as well as the boundary addresses for all peripherals.

57/

5 Pin descriptions

Figure 4. LQFP100 pinout



1. The above figure shows the package top view.

57/

DS12556 Rev 2

Figure 5. UFBGA176+25 ballout

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Α	PE3	PE2	PE1	PE0	PB8	PB5	PG14	PG13	PB4	PB3	PD7	PC12	PA15	PA14	PA13
В	PE4	PE5	PE6	PB9	PB7	PB6	PG15	PG12	PG11	PG10	PD6	PD0	PC11	PC10	PA12
С	VBAT	PI7	PI6	PI5	VDD	PDR_ON	VDD	VDD	VDD	PG9	PD5	PD1	PI3	PI2	PA11
D	PC13	PI8	PI9	PI4	VSS	воото	VSS	VSS	VSS	PD4	PD3	PD2	PH15	PI1	PA10
E	PC14- OSC32_ IN	PF0	PI10	PI11								PH13	PH14	PI0	PA9
F	PC15- OSC32_ OUT	VSS	VDD	PH2		VSS	VSS	VSS	VSS	VSS		VSS	VCAP	PC9	PA8
G	PH0- OSC_IN	VSS	VDD	PH3		VSS	VSS	VSS	VSS	VSS		VSS	VDD	PC8	PC7
Н	PH1- OSC_ OUT	PF2	PF1	PH4		VSS	VSS	VSS	VSS	VSS		VSS	VDD 33USB	PG8	PC6
J	NRST	PF3	PF4	PH5		VSS	VSS	VSS	VSS	VSS		VDD	VDD	PG7	PG6
K	PF7	PF6	PF5	VDD		VSS	VSS	VSS	VSS	VSS		PH12	PG5	PG4	PG3
L	PF10	PF9	PF8	VSS								PH11	PH10	PD15	PG2
М	VSSA	PC0	PC1	PC2_C	PC3_C	PB2	PG1	VSS	VSS	VCAP	PH6	PH8	PH9	PD14	PD13
N	VREF-	PA1	PA0	PA4	PC4	PF13	PG0	VDD	VDD	VDD	PE13	PH7	PD12	PD11	PD10
Р	VREF+	PA2	PA6	PA5	PC5	PF12	PF15	PE8	PE9	PE11	PE14	PB12	PB13	PD9	PD8
R	VDDA	PA3	PA7	PB1	PB0	PF11	PF14	PE7	PE10	PE12	PE15	PB10	PB11	PB14	PB15
	·			•				•						•	MSv41912\

1. The above figure shows the package top view.

57/

Figure 6. TFBGA240+25 ballout

_																	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
Α	VSS	PI6	PI5	PI4	PB5	VDD LDO	VCAP	PK5	PG10	PG9	PD5	PD4	PC10	PA15	PI1	PI0	VSS
В	VBAT	VSS	PI7	PE1	PB6	VSS	PB4	PK4	PG11	PJ15	PD6	PD3	PC11	PA14	PI2	PH15	PH14
С	PC15- OSC32_ OUT	PC14- OSC32_ IN	PE2	PE0	PB7	PB3	PK6	PK3	PG12	VSS	PD7	PC12	VSS	PI3	PA13	VSS	VDD LDO
D	PE5	PE4	PE3	PB9	PB8	PG15	PK7	PG14	PG13	PJ14	PJ12	PD2	PD0	PA10	PA9	PH13	VCAP
Е	NC	PI9	PC13	PI8	PE6	VDD	PDR_ ON	BOO T0	VDD	PJ13	VDD	PD1	PC8	PC9	PA8	PA12	PA11
F	NC	NC	PI10	PI11	VDD								PC7	PC6	PG8	PG7	VDD33 USB
G	PF2	NC	PF1	PF0	VDD		VSS	VSS	VSS	VSS	VSS		VDD	PG5	PG6	VSS	VDD50 USB
Н	PI12	PI13	PI14	PF3	VDD		VSS	VSS	VSS	VSS	VSS		VDD	PG4	PG3	PG2	PK2
J	PH0- OSC_ OUT	PH0- OSC_IN	VSS	PF5	PF4		VSS	VSS	VSS	VSS	VSS		VDD	PK0	PK1	VSS	VSS
K	NRST	PF6	PF7	PF8	VDD		VSS	VSS	VSS	VSS	VSS		VDD	PJ11	VSS	NC	NC
L	VDDA	PC0	PF10	PF9	VDD		VSS	VSS	VSS	VSS	VSS		VDD	PJ10	VSS	NC	NC
М	VREF+	PC1	PC2	PC3	VDD								VDD	PJ9	VSS	NC	NC
N	VREF-	PH2	PA2	PA1	PA0	PJ0	VDD	VDD	PE10	VDD	VDD	VDD	PJ8	PJ7	PJ6	VSS	NC
Р	VSSA	PH3	PH4	PH5	PI15	PJ1	PF13	PF14	PE9	PE11	PB10	PB11	PH10	PH11	PD15	PD14	VDD
R	PC2_C	PC3_C	PA6	VSS	PA7	PB2	PF12	VSS	PF15	PE12	PE15	PJ5	PH9	PH12	PD11	PD12	PD13
Т	PA0_C	PA1_C	PA5	PC4	PB1	PJ2	PF11	PG0	PE8	PE13	PH6	VSS	PH8	PB12	PB15	PD10	PD9
U	VSS	PA3	PA4	PC5	PB0	PJ3	PJ4	PG1	PE7	PE14	VCAP	VDD LDO	PH7	PB13	PB14	PD8	vss
																M	Sv41911V2

MSv41911V2

^{1.} The above figure shows the package top view.

Table 6. Legend/abbreviations used in the pinout table

Nar	ne	Abbreviation	Definition					
Pin na	ame		ecified in brackets below the pin name, the pin function during same as the actual pin name					
		S	Supply pin					
Pin t	vno.	I	Input only pin					
FIII	ype	I/O	Input / output pin					
		ANA	Analog-only Input					
		FT	5 V tolerant I/O					
		TT	3.3 V tolerant I/O					
		В	Dedicated BOOT0 pin					
		RST	Bidirectional reset pin with embedded weak pull-up resistor					
I/O stru	ıcture	Option for TT and FT I/Os						
		_f	I2C FM+ option					
		_a	analog option (supplied by V _{DDA})					
		_u	USB option (supplied by V _{DD33USB})					
		_h	High Speed Low Voltage					
Not	es	Unless otherwise speafter reset.	ecified by a note, all I/Os are set as floating inputs during and					
Pin functions	Alternate functions	Functions selected the	hrough GPIOx_AFR registers					
1 III IUIICIIOIIS	Additional functions	Functions directly se	elected/enabled through peripheral registers					

Table 7. STM32H750xB pin/ball definition

Р	in/ball na	ame					m/ban definition	
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
1	A2	C3	PE2	I/O	FT_h	-	TRACECLK, SAI1_CK1, SPI4_SCK, SAI1_MCLK_A, SAI4_MCLK_A, QUADSPI_BK1_IO2, SAI4_CK1, ETH_MII_TXD3, FMC_A23, EVENTOUT	-
2	A1	D3	PE3	I/O	FT_h	-	TRACED0, TIM15_BKIN, SAI1_SD_B, SAI4_SD_B, FMC_A19, EVENTOUT	-
3	B1	D2	PE4	I/O	FT_h	-	TRACED1, SAI1_D2, DFSDM_DATIN3, TIM15_CH1N, SPI4_NSS, SAI1_FS_A, SAI4_FS_A, SAI4_D2, FMC_A20, DCMI_D4, LCD_B0, EVENTOUT	-
4	B2	D1	PE5	I/O	FT_h	-	TRACED2, SAI1_CK2, DFSDM_CKIN3, TIM15_CH1, SPI4_MISO, SAI1_SCK_A, SAI4_SCK_A, SAI4_CK2, FMC_A21, DCMI_D6, LCD_G0, EVENTOUT	-
5	В3	E5	PE6	I/O	FT_h	-	TRACED3, TIM1_BKIN2, SAI1_D1, TIM15_CH2, SPI4_MOSI, SAI1_SD_A, SAI4_SD_A, SAI4_D1, SAI2_MCK_B, TIM1_BKIN2_COMP12, FMC_A22, DCMI_D7, LCD_G1, EVENTOUT	-
-	H10	A1	VSS	S	-	-	-	-
-	-	-	VDD	S	-	-	-	-
6	C1	B1	VBAT	S	-	-	-	-
-	J6	B2	VSS	-	-	-	-	-
-	D2	E4	PI8	I/O	FT	-	EVENTOUT	RTC_TAMP_2/ RTC_TS/WKUP3
7	D1	E3	PC13	I/O	FT	-	EVENTOUT	RTC_TAMP_1/ RTC_TS/WKUP2
-	J7	В6	VSS	-	-	-	-	-
8	E1	C2	PC14- OSC32_IN (OSC32_IN) ⁽¹⁾	I/O	FT	-	EVENTOUT	OSC32_IN



DS12556 Rev 2 53/201

Table 7. STM32H750xB pin/ball definition (continued)

Р	in/ball na	ame					deminion (continued)	
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
9	F1	C1	PC15- OSC32_OUT (OSC32_OUT) ⁽¹⁾	I/O	FT	i	EVENTOUT	OSC32_ OUT
-	D3	E2	PI9	I/O	FT_h	-	UART4_RX, FDCAN1_RX, FMC_D30, LCD_VSYNC, EVENTOUT	-
-	E3	F3	PI10	I/O	FT_h	-	FDCAN1_RXFD_MODE, ETH_MII_RX_ER, FMC_D31, LCD_HSYNC, EVENTOUT	
-	E4	F4	PI11	I/O	FT	-	LCD_G6, OTG_HS_ULPI_DIR, EVENTOUT	WKUP4
-	F2	A17	VSS	S	-	-	-	-
-	F3	E6	VDD	S	-	-	-	-
-	-	E1 ⁽²⁾	NC	-	-	-	-	-
-	-	F1 ⁽³⁾	NC	-	-	-	-	-
-	-	G2 ⁽⁴⁾	NC	-	-	-	-	-
-	E2	G4	PF0	I/O	FT_f	-	I2C2_SDA, FMC_A0, EVENTOUT	-
-	НЗ	G3	PF1	I/O	FT_f	-	I2C2_SCL, FMC_A1, EVENTOUT	-
-	H2	G1	PF2	I/O	FT	-	I2C2_SMBA, FMC_A2, EVENTOUT	-
-	-	H1	PI12	I/O	FT	-	ETH_TX_ER, LCD_HSYNC, EVENTOUT	-
-	-	H2	PI13	I/O	FT	-	LCD_VSYNC, EVENTOUT	-
-	-	НЗ	PI14	I/O	FT_h	-	LCD_CLK, EVENTOUT	-
-	J2	H4	PF3	I/O	FT_ha	-	FMC_A3, EVENTOUT	ADC3_INP5
-	J3	J5	PF4	I/O	FT_ha	-	FMC_A4, EVENTOUT	ADC3_INN5, ADC3_INP9
-	K3	J4	PF5	I/O	FT_ha	-	FMC_A5, EVENTOUT	ADC3_INP4
10	G2	C10	VSS	S	-	-	-	-
11	G3	E9	VDD	S	-	-	-	-
-	K2	K2	PF6	I/O	FT_ha	-	TIM16_CH1, SPI5_NSS, SAI1_SD_B, UART7_RX, SAI4_SD_B, QUADSPI_BK1_IO3, EVENTOUT	ADC3_INN4, ADC3_INP8
-	K1	K3	PF7	I/O	FT_ha	-	TIM17_CH1, SPI5_SCK, SAI1_MCLK_B, UART7_TX, SAI4_MCLK_B, QUADSPI_BK1_IO2, EVENTOUT	ADC3_INP3



Table 7. STM32H750xB pin/ball definition (continued)

Р	in/ball na	ıme			-			
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	L3	K4	PF8	I/O	FT_ha	-	TIM16_CH1N, SPI5_MISO, SAI1_SCK_B, UART7_RTS, SAI4_SCK_B, TIM13_CH1, QUADSPI_BK1_IO0, EVENTOUT	ADC3_INN3, ADC3_INP7
-	L2	L4	PF9	I/O	FT_ha	-	TIM17_CH1N, SPI5_MOSI, SAI1_FS_B, UART7_CTS, SAI4_FS_B, TIM14_CH1, QUADSPI_BK1_IO1, EVENTOUT	ADC3_INP2
-	L1	L3	PF10	I/O	FT_ha	-	TIM16_BKIN, SAI1_D3, QUADSPI_CLK, SAI4_D3, DCMI_D11, LCD_DE, EVENTOUT	ADC3_INN2, ADC3_INP6
12	G1	J2	PH0-OSC_IN (PH0)	I/O	FT	-	EVENTOUT	OSC_IN
13	H1	J1	PH1-OSC_OUT (PH1)	I/O	FT	-	EVENTOUT	OSC_OUT
14	J1	K1	NRST	I/O	RST	-	-	-
15	M2	L2	PC0	I/O	FT_a	-	DFSDM_CKIN0, DFSDM_DATIN4, SAI2_FS_B, OTG_HS_ULPI_STP, FMC_SDNWE, LCD_R5, EVENTOUT	ADC123_ INP10
16	М3	M2	PC1	I/O	FT_ha	-	TRACEDO, SAI1_D1, DFSDM_DATINO, DFSDM_CKIN4, SPI2_MOSI/I2S2_SDO, SAI1_SD_A, SAI4_SD_A, SDMMC2_CK, SAI4_D1, ETH_MDC, MDIOS_MDC, EVENTOUT	ADC123_ INN10, ADC123_ INP11, RTC_TAMP_3/WKU P5
-	-	M3 ⁽⁵⁾	PC2	I/O	FT_a	1	DFSDM_CKIN1, SPI2_MISO/I2S2_SDI, DFSDM_CKOUT, OTG_HS_ULPI_DIR, ETH_MII_TXD2, FMC_SDNE0, EVENTOUT	ADC123_ INN11, ADC123_ INP12
17 ⁽⁶⁾	M4 ⁽⁶⁾	R1 ⁽⁵⁾	PC2_C	ANA	TT_a	-	-	ADC3_INN1, ADC3_INP0
-	-	M4 ⁽⁵⁾	PC3	I/O	FT_a	-	DFSDM_DATIN1, SPI2_MOSI/I2S2_SDO, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, FMC_SDCKE0, EVENTOUT	ADC12_INN12, ADC12_INP13
18 ⁽⁶⁾	M5 ⁽⁶⁾	R2 ⁽⁵⁾	PC3_C	ANA	TT_a	-	-	ADC3_INP1
-	G3	E11	VDD	S	-	-	-	-
-	J10	C13	VSS	S	-	-	-	-



DS12556 Rev 2 55/201

Table 7. STM32H750xB pin/ball definition (continued)

Р	in/ball na	ame					definition (continued)	
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
19	M1	P1	VSSA	S	-	-	-	-
-	N1	N1	VREF-	S	-	-	-	-
20	P1	M1	VREF+	S	-	-	-	-
21	R1	L1	VDDA	S	-	-	-	-
22	N3	N5 ⁽⁵⁾	PA0	I/O	FT_a	1	TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, TIM15_BKIN, USART2_CTS_NSS, UART4_TX, SDMMC2_CMD, SAI2_SD_B, ETH_MII_CRS, EVENTOUT	ADC1_INP16, WKUP0
-	-	T1 ⁽⁵⁾	PA0_C	ANA	TT_a	-	-	ADC12_INN1, ADC12_INP0
23	N2	N4 ⁽⁵⁾	PA1	I/O	FT_ha	-	TIM2_CH2, TIM5_CH2, LPTIM3_OUT, TIM15_CH1N, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCK_B, ETH_MII_RX_CLK/ETH_RMII_RE F_CLK, LCD_R2, EVENTOUT	ADC1_INN16, ADC1_INP17
-	-	T2 ⁽⁵⁾	PA1_C	ANA	TT_a	-	-	ADC12_INP1
24	P2	N3	PA2	I/O	FT_a	-	TIM2_CH3, TIM5_CH3, LPTIM4_OUT, TIM15_CH1, USART2_TX, SAI2_SCK_B, ETH_MDIO, MDIOS_MDIO, LCD_R1, EVENTOUT	ADC12_INP14, WKUP1
-	F4	N2	PH2	I/O	FT_ha	-	LPTIM1_IN2, QUADSPI_BK2_IO0, SAI2_SCK_B, ETH_MII_CRS, FMC_SDCKE0, LCD_R0, EVENTOUT	ADC3_INP13
-	-	F5	VDD	S	-	-	-	-
-	J8	C16	VSS	S	-	1	-	-
-	G4	P2	PH3	I/O	FT_ha	-	QUADSPI_BK2_IO1, SAI2_MCK_B, ETH_MII_COL, FMC_SDNE0, LCD_R1, EVENTOUT	ADC3_INN13, ADC3_INP14
-	H4	P3	PH4	I/O	FT_fa	-	I2C2_SCL, LCD_G5, OTG_HS_ULPI_NXT, LCD_G4, EVENTOUT	ADC3_INN14, ADC3_INP15
-	J4	P4	PH5	I/O	FT_fa	-	I2C2_SDA, SPI5_NSS, FMC_SDNWE, EVENTOUT	ADC3_INN15, ADC3_INP16



Table 7. STM32H750xB pin/ball definition (continued)

Р	in/ball na	ame					dominion (dominidad)	
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
25	R2	U2	PA3	I/O	FT_ha	1	TIM2_CH4, TIM5_CH4, LPTIM5_OUT, TIM15_CH2, USART2_RX, LCD_B2, OTG_HS_ULPI_D0, ETH_MII_COL, LCD_B5, EVENTOUT	ADC12_INP15
26	K6	F2 ⁽⁴⁾	VSS	S	-	-	-	-
-	L4	-	VSS	S	-	-	-	-
27	K4	G5	VDD	S	-	-	-	-
28	N4	U3	PA4	I/O	TT_a	-	TIM5_ETR, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, SPI6_NSS, OTG_HS_SOF, DCMI_HSYNC, LCD_VSYNC, EVENTOUT	ADC12_INP18, DAC1_OUT1
29	P4	Т3	PA5	I/O	TT_ha	1	TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, SPI6_SCK, OTG_HS_ULPI_CK, LCD_R4, EVENTOUT	ADC12_INN18, ADC12_INP19, DAC1_OUT2
30	P3	R3	PA6	I/O	FT_a	-	TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO/I2S1_SDI, SPI6_MISO, TIM13_CH1, TIM8_BKIN_COMP12, MDIOS_MDC, TIM1_BKIN_COMP12, DCMI_PIXCLK, LCD_G2, EVENTOUT	ADC12_INP3
31	R3	R5	PA7	I/O	TT_a	-	TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SDO, SPI6_MOSI, TIM14_CH1, ETH_MII_RX_DV/ETH_RMII_CRS _DV, FMC_SDNWE, EVENTOUT	ADC12_INN3, ADC12_INP7, OPAMP1_VINM
32	N5	T4	PC4	I/O	TT_a	-	DFSDM_CKIN2, I2S1_MCK, SPDIFRX_IN2, ETH_MII_RXD0/ETH_RMII_RXD0 , FMC_SDNE0, EVENTOUT	ADC12_INP4, OPAMP1_ VOUT, COMP_1_INM
33	P5	U4	PC5	I/O	TT_a	-	SAI1_D3, DFSDM_DATIN2, SPDIFRX_IN3, SAI4_D3, ETH_MII_RXD1/ETH_RMII_RXD1 , FMC_SDCKE0, COMP_1_OUT, EVENTOUT	ADC12_INN4, ADC12_INP8, OPAMP1_ VINM
-	1	G13	VDD	S	-	-	-	-
-	J9	G16	VSS	S	-	-	-	-



DS12556 Rev 2 57/201

Table 7. STM32H750xB pin/ball definition (continued)

Р	in/ball na	ıme			•		definition (continued)	
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
34	R5	U5	PB0	I/O	FT_a	-	TIM1_CH2N, TIM3_CH3, TIM8_CH2N, DFSDM_CKOUT, UART4_CTS, LCD_R3, OTG_HS_ULPI_D1, ETH_MII_RXD2, LCD_G1, EVENTOUT	ADC12_INN5, ADC12_INP9, OPAMP1_VINP, COMP_1_INP
35	R4	T5	PB1	I/O	TT_u	-	TIM1_CH3N, TIM3_CH4, TIM8_CH3N, DFSDM_DATIN1, LCD_R6, OTG_HS_ULPI_D2, ETH_MII_RXD3, LCD_G0, EVENTOUT	ADC12_INP5, COMP_1_INM
36	M6	R6	PB2	I/O	FT_ha	-	SAI1_D1, DFSDM_CKIN1, SAI1_SD_A, SPI3_MOSI/I2S3_SDO, SAI4_SD_A, QUADSPI_CLK, SAI4_D1, ETH_TX_ER, EVENTOUT	COMP_1_INP, RTC_OUT
-	-	P5	PI15	I/O	FT	-	LCD_G2, LCD_R0, EVENTOUT	-
-	-	N6	PJ0	I/O	FT	-	LCD_R7, LCD_R1, EVENTOUT	-
-	ı	P6	PJ1	I/O	FT	1	LCD_R2, EVENTOUT	-
-	-	Т6	PJ2	I/O	FT	-	LCD_R3, EVENTOUT	-
-	1	U6	PJ3	I/O	FT	-	LCD_R4, EVENTOUT	-
-	-	U7	PJ4	I/O	FT	-	LCD_R5, EVENTOUT	-
-	R6	Т7	PF11	I/O	FT_a	-	SPI5_MOSI, SAI2_SD_B, FMC_SDNRAS, DCMI_D12, EVENTOUT	ADC1_INP2
-	P6	R7	PF12	I/O	FT_ha	1	FMC_A6, EVENTOUT	ADC1_INN2, ADC1_INP6
_	M8	J3	VSS	S	-	-	-	-
-	N8	H5	VDD	S	-	-	-	-
-	N6	P7	PF13	I/O	FT_ha	-	DFSDM_DATIN6, I2C4_SMBA, FMC_A7, EVENTOUT	ADC2_INP2
-	R7	P8	PF14	I/O	FT_fha	-	DFSDM_CKIN6, I2C4_SCL, FMC_A8, EVENTOUT	ADC2_INN2, ADC2_INP6
-	P7	R9	PF15	I/O	FT_fh	-	I2C4_SDA, FMC_A9, EVENTOUT	-
-	N7	T8	PG0	I/O	FT_h	-	FMC_A10, EVENTOUT	-
-	F6	J16	VSS	S	-	-	-	-
-	-	H13	VDD	S	-	-	-	-



Table 7. STM32H750xB pin/ball definition (continued)

Р	in/ball na	ıme						
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	M7	U8	PG1	I/O	TT_h	-	FMC_A11, EVENTOUT	OPAMP2_ VINM
37	R8	U9	PE7	I/O	TT_ha	-	TIM1_ETR, DFSDM_DATIN2, UART7_RX, QUADSPI_BK2_IO0, FMC_D4/FMC_DA4, EVENTOUT	OPAMP2_ VOUT, COMP_2_INM
38	P8	Т9	PE8	I/O	TT_ha	-	TIM1_CH1N, DFSDM_CKIN2, UART7_TX, QUADSPI_BK2_IO1, FMC_D5/FMC_DA5, COMP_2_OUT, EVENTOUT	OPAMP2_ VINM
39	P9	P9	PE9	I/O	TT_ha	-	TIM1_CH1, DFSDM_CKOUT, UART7_RTS, QUADSPI_BK2_IO2, FMC_D6/FMC_DA6, EVENTOUT	OPAMP2_VINP, COMP_2_INP
-	М9	J17	VSS	S	-	-	-	-
-	N9	J13	VDD	S	-	-	-	-
40	R9	N9	PE10	I/O	FT_ha	-	TIM1_CH2N, DFSDM_DATIN4, UART7_CTS, QUADSPI_BK2_IO3, FMC_D7/FMC_DA7, EVENTOUT	COMP_2_INM
41	P10	P10	PE11	I/O	FT_ha	-	TIM1_CH2, DFSDM_CKIN4, SPI4_NSS, SAI2_SD_B, FMC_D8/FMC_DA8, LCD_G3, EVENTOUT	COMP_2_INP
42	R10	R10	PE12	I/O	FT_h	-	TIM1_CH3N, DFSDM_DATIN5, SPI4_SCK, SAI2_SCK_B, FMC_D9/FMC_DA9, COMP_1_OUT, LCD_B4, EVENTOUT	-
43	N11	T10	PE13	I/O	FT_h	-	TIM1_CH3, DFSDM_CKIN5, SPI4_MISO, SAI2_FS_B, FMC_D10/FMC_DA10, COMP_2_OUT, LCD_DE, EVENTOUT	-
-	F7	K15	VSS	S	-	-	-	-
-	-	K13	VDD	S	-	-	-	-
44	P11	U10	PE14	I/O	FT_h	-	TIM1_CH4, SPI4_MOSI, SAI2_MCK_B, FMC_D11/FMC_DA11, LCD_CLK, EVENTOUT	-
45	R11	R11	PE15	I/O	FT_h	-	TIM1_BKIN, HDMITIM1_BKIN, FMC_D12/FMC_DA12, TIM1_BKIN_COMP12, LCD_R7, EVENTOUT	-



DS12556 Rev 2 59/201

Table 7. STM32H750xB pin/ball definition (continued)

Р	Pin/ball na	ıme					deminion (continued)	
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
46	R12	P11	PB10	I/O	FT_f	1	TIM2_CH3, HRTIM_SCOUT, LPTIM2_IN1, I2C2_SCL, SPI2_SCK/I2S2_CK, DFSDM_DATIN7, USART3_TX, QUADSPI_BK1_NCS, OTG_HS_ULPI_D3, ETH_MII_RX_ER, LCD_G4, EVENTOUT	-
47	R13	P12	PB11	I/O	FT_f	1	TIM2_CH4, HRTIM_SCIN, LPTIM2_ETR, I2C2_SDA, DFSDM_CKIN7, USART3_RX, OTG_HS_ULPI_D4, ETH_MII_TX_EN/ETH_RMII_TX_ EN, LCD_G5, EVENTOUT	•
48	M10	U11	VCAPVCAP	S	-	ı	-	-
49	K7	L15	VSS	S	-	ı	-	-
-	-	U12	VDDLDO	S	-	ı	-	-
50	N10	L13	VDD	S	-	ı	-	-
-	-	R12	PJ5	I/O	FT	-	LCD_R6, EVENTOUT	-
-	M11	T11	PH6	I/O	FT	-	TIM12_CH1, I2C2_SMBA, SPI5_SCK, ETH_MII_RXD2, FMC_SDNE1, DCMI_D8, EVENTOUT	-
-	N12	U13	PH7	I/O	FT_fa	-	I2C3_SCL, SPI5_MISO, ETH_MII_RXD3, FMC_SDCKE1, DCMI_D9, EVENTOUT	-
-	M12	T13	PH8	I/O	FT_fha	-	TIM5_ETR, I2C3_SDA, FMC_D16, DCMI_HSYNC, LCD_R2, EVENTOUT	-
-	F8	M15	VSS	S	-	-	-	-
_	-	M13	VDD	S	-	ı		
-	M13	R13	PH9	I/O	FT_h	-	TIM12_CH2, I2C3_SMBA, FMC_D17, DCMI_D0, LCD_R3, EVENTOUT	-
-	L13	P13	PH10	I/O	FT_h	-	TIM5_CH1, I2C4_SMBA, FMC_D18, DCMI_D1, LCD_R4, EVENTOUT	-
-	L12	P14	PH11	I/O	FT_fh	-	TIM5_CH2, I2C4_SCL, FMC_D19, DCMI_D2, LCD_R5, EVENTOUT	-
-	K12	R14	PH12	I/O	FT_fh	-	TIM5_CH3, I2C4_SDA, FMC_D20, DCMI_D3, LCD_R6, EVENTOUT	-



Table 7. STM32H750xB pin/ball definition (continued)

D	Pin/ball name						deminion (continued)	
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	H12	N16	VSS	S	-	-	-	-
-	J12	P17	VDD	S	-	-	-	-
51	P12	T14	PB12	I/O	FT_u	-	TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, DFSDM_DATIN1, USART3_CK, FDCAN2_RX, OTG_HS_ULPI_D5, ETH_MII_TXD0/ETH_RMII_TXD0, OTG_HS_ID, TIM1_BKIN_COMP12, UART5_RX, EVENTOUT	
52	P13	U14	PB13	I/O	FT_u	-	TIM1_CH1N, LPTIM2_OUT, SPI2_SCK/I2S2_CK, DFSDM_CKIN1, USART3_CTS_NSS, FDCAN2_TX, OTG_HS_ULPI_D6, ETH_MII_TXD1/ETH_RMII_TXD1, UART5_TX, EVENTOUT	OTG_HS_ VBUS
53	R14	U15	PB14	I/O	FT_u	-	TIM1_CH2N, TIM12_CH1, TIM8_CH2N, USART1_TX, SPI2_MISO/I2S2_SDI, DFSDM_DATIN2, USART3_RTS, UART4_RTS, SDMMC2_D0, OTG_HS_DM, EVENTOUT	-
54	R15	T15	PB15	I/O	FT_u	-	RTC_REFIN, TIM1_CH3N, TIM12_CH2, TIM8_CH3N, USART1_RX, SPI2_MOSI/I2S2_SDO, DFSDM_CKIN2, UART4_CTS, SDMMC2_D1, OTG_HS_DP, EVENTOUT	-
55	P15	U16	PD8	I/O	FT_h	-	DFSDM_CKIN3, SAI3_SCK_B, USART3_TX, SPDIFRX_IN1, FMC_D13/FMC_DA13, EVENTOUT	-
56	P14	T17	PD9	I/O	FT_h	-	DFSDM_DATIN3, SAI3_SD_B, USART3_RX, FDCAN2_RXFD_MODE, FMC_D14/FMC_DA14, EVENTOUT	-
57	N15	T16	PD10	I/O	FT_h	-	DFSDM_CKOUT, SAI3_FS_B, USART3_CK, FDCAN2_TXFD_MODE, FMC_D15/FMC_DA15, LCD_B3, EVENTOUT	-
-	-	N12	VDD	S	-	-	-	-



DS12556 Rev 2 61/201

Table 7. STM32H750xB pin/ball definition (continued)

Р	in/ball na	ame					definition (continued)			
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions		
-	F9	U17	VSS	S	-	-	-	-		
58	N14	R15	PD11	I/O	FT_h	-	LPTIM2_IN2, I2C4_SMBA, USART3_CTS_NSS, QUADSPI_BK1_IO0, SAI2_SD_A, FMC_A16, EVENTOUT	-		
59	N13	R16	PD12	I/O	FT_fh	-	LPTIM1_IN1, TIM4_CH1, LPTIM2_IN1, I2C4_SCL, USART3_RTS, QUADSPI_BK1_IO1, SAI2_FS_A, FMC_A17, EVENTOUT	-		
60	M15	R17	PD13	I/O	FT_fh	-	LPTIM1_OUT, TIM4_CH2, I2C4_SDA, QUADSPI_BK1_IO3, SAI2_SCK_A, FMC_A18, EVENTOUT	-		
-	K8	T12	VSS	S	-	-	-	-		
-	J13	N11	VDD	S	-	-	-	-		
61	M14	P16	PD14	I/O	FT_h	-	TIM4_CH3, SAI3_MCLK_B, UART8_CTS, FMC_D0/FMC_DA0, EVENTOUT	-		
62	L14	P15	PD15	I/O	FT_h	-	TIM4_CH4, SAI3_MCLK_A, UART8_RTS, FMC_D1/FMC_DA1, EVENTOUT	-		
-	-	N15	PJ6	I/O	FT	-	TIM8_CH2, LCD_R7, EVENTOUT	-		
-	-	N14	PJ7	I/O	FT	-	TRGIN, TIM8_CH2N, LCD_G0, EVENTOUT	-		
-	-	N10	VDD	S		-		-		
-	F10	R8	VSS	S		-		-		
-	-	N13	PJ8	I/O	FT	-	TIM1_CH3N, TIM8_CH1, UART8_TX, LCD_G1, EVENTOUT	-		
-	-	M14	PJ9	I/O	FT	-	TIM1_CH3, TIM8_CH1N, UART8_RX, LCD_G2, EVENTOUT	-		
-	-	L14	PJ10	I/O	FT	-	TIM1_CH2N, TIM8_CH2, SPI5_MOSI, LCD_G3, EVENTOUT	-		
-	-	K14	PJ11	I/O	FT	-	TIM1_CH2, TIM8_CH2N, SPI5_MISO, LCD_G4, EVENTOUT	-		
-	-	N8	VDD	S		-		-		
-	G6	U1	VSS	S	-	-	-	-		



Table 7. STM32H750xB pin/ball definition (continued)

P	Pin/ball na	ame							
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
-	-	N17 ⁽²⁾	NC	-	-	-	-	-	
-	-	M16 ⁽²⁾	NC	-	-	-	-	-	
-	-	M17 ⁽²⁾	NC	-	-	-	-	-	
-	-	L7	VSS	S	-	-	-	-	
-	-	L16 ⁽²⁾	NC	-	-	-	-	-	
-	-	L17 ⁽²⁾	NC	-	-	-	-	-	
-	-	K16 ⁽²⁾	NC	-	-	-	-	-	
-	-	K17 ⁽²⁾	NC	-	-	-	-	-	
-	-	L8	VSS	S	-	-	-	-	
-	-	J14	PK0	I/O	FT	-	TIM1_CH1N, TIM8_CH3, SPI5_SCK, LCD_G5, EVENTOUT	-	
-	-	J15	PK1	I/O	FT	-	TIM1_CH1, TIM8_CH3N, SPI5_NSS, LCD_G6, EVENTOUT	-	
-	-	H17	PK2	I/O	FT	-	TIM1_BKIN, TIM8_BKIN, TIM8_BKIN_COMP12, TIM1_BKIN_COMP12, LCD_G7, EVENTOUT	-	
-	L15	H16	PG2	I/O	FT_h	-	TIM8_BKIN, TIM8_BKIN_COMP12, FMC_A12, EVENTOUT	-	
-	K15	H15	PG3	I/O	FT_h	-	TIM8_BKIN2, TIM8_BKIN2_COMP12, FMC_A13, EVENTOUT	-	
-	G7	-	VSS	S	-	-	-	-	
-	-	N7	VDD	S	-	-	-	-	
-	K14	H14	PG4	I/O	FT_h	1	TIM1_BKIN2, TIM1_BKIN2_COMP12, FMC_A14/FMC_BA0, EVENTOUT	-	
-	K13	G14	PG5	I/O	FT_h	-	TIM1_ETR, FMC_A15/FMC_BA1, EVENTOUT	-	
-	J15	G15	PG6	I/O	FT_h	-	TIM17_BKIN, HRTIM_CHE1, QUADSPI_BK1_NCS, FMC_NE3, DCMI_D12, LCD_R7, EVENTOUT	-	
-	J14	F16	PG7	I/O	FT_h	-	HRTIM_CHE2, SAI1_MCLK_A, USART6_CK, FMC_INT, DCMI_D13, LCD_CLK, EVENTOUT	-	



DS12556 Rev 2 63/201

Table 7. STM32H750xB pin/ball definition (continued)

							definition (continued)	
LQFP100	UFBGA176+25 gq/ui	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	H14	F15	PG8	I/O	FT_h	-	TIM8_ETR, SPI6_NSS, USART6_RTS, SPDIFRX_IN2, ETH_PPS_OUT, FMC_SDCLK, LCD_G7, EVENTOUT	-
-	G12	-	VSS	S	-	-	-	-
-		G17	VDD50USB	S	-	-	-	-
-	H13	F17	VDD33USB	S	-	-	-	-
-	-	M5	VDD	S	-	-	-	-
63	H15	F14	PC6	I/O	FT_h	-	HRTIM_CHA1, TIM3_CH1, TIM8_CH1, DFSDM_CKIN3, I2S2_MCK, USART6_TX, SDMMC1_D0DIR, FMC_NWAIT, SDMMC2_D6, SDMMC1_D6, DCMI_D0, LCD_HSYNC, EVENTOUT	SWPMI_IO
64	G15	F13	PC7	I/O	FT_h	-	TRGIO, HRTIM_CHA2, TIM3_CH2, TIM8_CH2, DFSDM_DATIN3, I2S3_MCK, USART6_RX, SDMMC1_D123DIR, FMC_NE1, SDMMC2_D7, SWPMI_TX, SDMMC1_D7, DCMI_D1, LCD_G6, EVENTOUT	-
65	G14	E13	PC8	I/O	FT_h	-	TRACED1, HRTIM_CHB1, TIM3_CH3, TIM8_CH3, USART6_CK, UART5_RTS, FMC_NE2/FMC_NCE, SWPMI_RX, SDMMC1_D0, DCMI_D2, EVENTOUT	-
66	F14	E14	PC9	I/O	FT_fh	-	MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, LCD_G3, SWPMI_SUSPEND, SDMMC1_D1, DCMI_D3, LCD_B2, EVENTOUT	-
-	G8	-	VSS	S	-	-		-
-	-	L5	VDD	S	-	-		-
67	F15	E15	PA8	I/O	FT_fha	-	MCO1, TIM1_CH1, HRTIM_CHB2, TIM8_BKIN2, I2C3_SCL, USART1_CK, OTG_FS_SOF, UART7_RX, TIM8_BKIN2_COMP12, LCD_B3, LCD_R6, EVENTOUT	-



Table 7. STM32H750xB pin/ball definition (continued)

Р	in/ball na	ıme						
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
68	E15	D15	PA9	I/O	FT_u	'	TIM1_CH2, HRTIM_CHC1, LPUART1_TX, I2C3_SMBA, SPI2_SCK/I2S2_CK, USART1_TX, FDCAN1_RXFD_MODE, ETH_TX_ER, DCMI_D0, LCD_R5, EVENTOUT	OTG_FS_VBUS
69	D15	D14	PA10	I/O	FT_u	-	TIM1_CH3, HRTIM_CHC2, LPUART1_RX, USART1_RX, FDCAN1_TXFD_MODE, OTG_FS_ID, MDIOS_MDIO, LCD_B4, DCMI_D1, LCD_B1, EVENTOUT	-
70	C15	E17	PA11	I/O	FT_u	-	TIM1_CH4, HRTIM_CHD1, LPUART1_CTS, SPI2_NSS/I2S2_WS, UART4_RX, USART1_CTS_NSS, FDCAN1_RX, OTG_FS_DM, LCD_R4, EVENTOUT	-
71	B15	E16	PA12	I/O	FT_u	-	TIM1_ETR, HRTIM_CHD2, LPUART1_RTS, SPI2_SCK/I2S2_CK, UART4_TX, USART1_RTS, SAI2_FS_B, FDCAN1_TX, OTG_FS_DP, LCD_R5, EVENTOUT	-
72	A15	C15	PA13 (JTMS/SWDIO)	I/O	FT	-	JTMS-SWDIO, EVENTOUT	-
73	F13	D17	VCAPVCAP	S	-	-	-	-
74	F12	-	VSS	S	-	-	-	-
-	-	C17	VDDLDO		-	-	-	-
75	G13	K5	VDD	S	-	-	-	-
-	E12	D16	PH13	I/O	FT_h	-	TIM8_CH1N, UART4_TX, FDCAN1_TX, FMC_D21, LCD_G2, EVENTOUT	-
-	E13	B17	PH14	I/O	FT_h	-	TIM8_CH2N, UART4_RX, FDCAN1_RX, FMC_D22, DCMI_D4, LCD_G3, EVENTOUT	-
-	D13	B16	PH15	I/O	FT_h	-	TIM8_CH3N, FDCAN1_TXFD_MODE, FMC_D23, DCMI_D11, LCD_G4, EVENTOUT	-



DS12556 Rev 2 65/201

Table 7. STM32H750xB pin/ball definition (continued)

	in/ball na	ame					definition (continued)	
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	E14	A16	PI0	I/O	FT_h	1	TIM5_CH4, SPI2_NSS/I2S2_WS, FDCAN1_RXFD_MODE, FMC_D24, DCMI_D13, LCD_G5, EVENTOUT	-
-	G9	-	VSS	S	-	-	-	-
-	D14	A15	PI1	I/O	FT_h	-	TIM8_BKIN2, SPI2_SCK/I2S2_CK, TIM8_BKIN2_COMP12, FMC_D25, DCMI_D8, LCD_G6, EVENTOUT	-
-	C14	B15	PI2	I/O	FT_h	-	TIM8_CH4, SPI2_MISO/I2S2_SDI, FMC_D26, DCMI_D9, LCD_G7, EVENTOUT	-
-	C13	C14	PI3	I/O	FT_h	-	TIM8_ETR, SPI2_MOSI/I2S2_SDO, FMC_D27, DCMI_D10, EVENTOUT	-
-	D9	-	VSS	S	-	-	-	-
-	C9	-	VDD	S	-	-	-	-
76	A14	B14	PA14 (JTCK/SWCLK)	I/O	FT	-	JTCK-SWCLK, EVENTOUT	-
77	A13	A14	PA15 (JTDI)	I/O	FT	1	JTDI, TIM2_CH1/TIM2_ETR, HRTIM_FLT1, HDMI_CEC, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, SPI6_NSS, UART4_RTS, UART7_TX, EVENTOUT	
78	B14	A13	PC10	I/O	FT_ha	-	HRTIM_EEV1, DFSDM_CKIN5, SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDMMC1_D2, DCMI_D8, LCD_R2, EVENTOUT	-
79	B13	B13	PC11	I/O	FT_h	-	HRTIM_FLT2, DFSDM_DATIN5, SPI3_MISO/I2S3_SDI, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDMMC1_D3, DCMI_D4, EVENTOUT	-
80	A12	C12	PC12	I/O	FT_h	-	TRACED3, HRTIM_EEV2, SPI3_MOSI/I2S3_SDO, USART3_CK, UART5_TX, SDMMC1_CK, DCMI_D9, EVENTOUT	-



Table 7. STM32H750xB pin/ball definition (continued)

Р	in/ball na	ıme					, ,	
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	G10	-	VSS	S	-	-	-	-
81	B12	D13	PD0	I/O	FT_h	-	DFSDM_CKIN6, SAI3_SCK_A, UART4_RX, FDCAN1_RX, FMC_D2/FMC_DA2, EVENTOUT	-
82	C12	E12	PD1	I/O	FT_h	-	DFSDM_DATIN6, SAI3_SD_A, UART4_TX, FDCAN1_TX, FMC_D3/FMC_DA3, EVENTOUT	-
83	D12	D12	PD2	I/O	FT_h	-	TRACED2, TIM3_ETR, UART5_RX, SDMMC1_CMD, DCMI_D11, EVENTOUT	-
84	D11	B12	PD3	I/O	FT_h	-	DFSDM_CKOUT, SPI2_SCK/I2S2_CK, USART2_CTS_NSS, FMC_CLK, DCMI_D5, LCD_G7, EVENTOUT	-
85	D10	A12	PD4	I/O	FT_h	-	HRTIM_FLT3, SAI3_FS_A, USART2_RTS, FDCAN1_RXFD_MODE, FMC_NOE, EVENTOUT	-
86	C11	A11	PD5	I/O	FT_h	-	HRTIM_EEV3, USART2_TX, FDCAN1_TXFD_MODE, FMC_NWE, EVENTOUT	-
-	D8	R4	VSS	S	-	-	-	-
-	C8	-	VDD	S	-	-	-	-
87	B11	B11	PD6	I/O	FT_h	-	SAI1_D1, DFSDM_CKIN4, DFSDM_DATIN1, SPI3_MOSI/I2S3_SDO, SAI1_SD_A, USART2_RX, SAI4_SD_A, FDCAN2_RXFD_MODE, SAI4_D1, SDMMC2_CK, FMC_NWAIT, DCMI_D10, LCD_B2, EVENTOUT	-
88	A11	C11	PD7	I/O	FT_h	1	DFSDM_DATIN4, SPI1_MOSI/I2S1_SDO, DFSDM_CKIN1, USART2_CK, SPDIFRX_IN0, SDMMC2_CMD, FMC_NE1, EVENTOUT	-
-	-	D11	PJ12	I/O	FT	-	TRGOUT, LCD_G3, LCD_B0, EVENTOUT	-
-	-	E10	PJ13	I/O	FT	-	LCD_B4, LCD_B1, EVENTOUT	-
-	-	D10	PJ14	I/O	FT	-	LCD_B2, EVENTOUT	-
-	-	B10	PJ15	I/O	FT	-	LCD_B3, EVENTOUT	-



DS12556 Rev 2 67/201

Table 7. STM32H750xB pin/ball definition (continued)

Р	in/ball na	ıme			-			
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	H6	-	VSS	S	-	-	-	-
-	-	-	VDD	S	-	-	-	-
-	C10	A10	PG9	I/O	FT_h	1	SPI1_MISO/I2S1_SDI, USART6_RX, SPDIFRX_IN3, QUADSPI_BK2_IO2, SAI2_FS_B, FMC_NE2/FMC_NCE, DCMI_VSYNC, EVENTOUT	•
-	B10	A9	PG10	I/O	FT_h	,	HRTIM_FLT5, SPI1_NSS/I2S1_WS, LCD_G3, SAI2_SD_B, FMC_NE3, DCMI_D2, LCD_B2, EVENTOUT	-
-	В9	В9	PG11	I/O	FT_h	-	HRTIM_EEV4, SPI1_SCK/I2S1_CK, SPDIFRX_IN0, SDMMC2_D2, ETH_MII_TX_EN/ETH_RMII_TX_ EN, DCMI_D3, LCD_B3, EVENTOUT	-
-	B8	C9	PG12	I/O	FT_h	-	LPTIM1_IN1, HRTIM_EEV5, SPI6_MISO, USART6_RTS, SPDIFRX_IN1, LCD_B4, ETH_MII_TXD1/ETH_RMII_TXD1, FMC_NE4, LCD_B1, EVENTOUT	-
-	A8	D9	PG13	I/O	FT_h	-	TRACEDO, LPTIM1_OUT, HRTIM_EEV10, SPI6_SCK, USART6_CTS_NSS, ETH_MII_TXD0/ETH_RMII_TXD0, FMC_A24, LCD_R0, EVENTOUT	-
-	A7	D8	PG14	I/O	FT_h	1	TRACED1, LPTIM1_ETR, SPI6_MOSI, USART6_TX, QUADSPI_BK2_IO3, ETH_MII_TXD1/ETH_RMII_TXD1, FMC_A25, LCD_B0, EVENTOUT	•
	D7	-	VSS	S	-	-	-	-
-	C7	-	VDD	S	-	-	-	-
-	-	C8	PK3	I/O	FT	-	LCD_B4, EVENTOUT	-
-	-	B8	PK4	I/O	FT	-	LCD_B5, EVENTOUT	-
-	-	A8	PK5	I/O	FT	-	LCD_B6, EVENTOUT	-
-	-	C7	PK6	I/O	FT	-	LCD_B7, EVENTOUT	-
-	-	D7	PK7	I/O	FT	-	LCD_DE, EVENTOUT	-
-	H7	-	VSS	S	-	-	-	-



Table 7. STM32H750xB pin/ball definition (continued)

Р	in/ball na	ıme						
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	В7	D6	PG15	I/O	FT_h	-	USART6_CTS_NSS, FMC_SDNCAS, DCMI_D13, EVENTOUT	-
89	A10	C6	PB3 (JTDO/TRACES WO)	I/O	FT	-	JTDO/TRACESWO, TIM2_CH2, HRTIM_FLT4, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, SPI6_SCK, SDMMC2_D2, UART7_RX, EVENTOUT	-
90	A9	В7	PB4(NJTRST)	I/O	FT	-	NJTRST, TIM16_BKIN, TIM3_CH1, HRTIM_EEV6, SPI1_MISO/I2S1_SDI, SPI3_MISO/I2S3_SDI, SPI2_NSS/I2S2_WS, SPI6_MISO, SDMMC2_D3, UART7_TX, EVENTOUT	-
91	A6	A5	PB5	I/O	FT	-	TIM17_BKIN, TIM3_CH2, HRTIM_EEV7, I2C1_SMBA, SPI1_MOSI/I2S1_SDO, I2C4_SMBA, SPI3_MOSI/I2S3_SDO, SPI6_MOSI, FDCAN2_RX, OTG_HS_ULPI_D7, ETH_PPS_OUT, FMC_SDCKE1, DCMI_D10, UART5_RX, EVENTOUT	-
-	Н8	-	VSS	S	-	-	-	-
92	В6	B5	PB6	I/O	FT_f	-	TIM16_CH1N, TIM4_CH1, HRTIM_EEV8, I2C1_SCL, HDMI_CEC, I2C4_SCL, USART1_TX, LPUART1_TX, FDCAN2_TX, QUADSPI_BK1_NCS, DFSDM_DATIN5, FMC_SDNE1, DCMI_D5, UART5_TX, EVENTOUT	-
93	B5	C5	PB7	I/O	FT_fa	-	TIM17_CH1N, TIM4_CH2, HRTIM_EEV9, I2C1_SDA, I2C4_SDA, USART1_RX, LPUART1_RX, FDCAN2_TXFD_MODE, DFSDM_CKIN5, FMC_NL, DCMI_VSYNC, EVENTOUT	PVD_IN
94	D6	E8	воото	ı	В	-	-	VPP



DS12556 Rev 2 69/201

Table 7. STM32H750xB pin/ball definition (continued)

Р	in/ball na	ame					definition (continued)	
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
95	A5	D5	PB8	I/O	FT_fh	-	TIM16_CH1, TIM4_CH3, DFSDM_CKIN7, I2C1_SCL, I2C4_SCL, SDMMC1_CKIN, UART4_RX, FDCAN1_RX, SDMMC2_D4, ETH_MII_TXD3, SDMMC1_D4, DCMI_D6, LCD_B6, EVENTOUT	-
96	B4	D4	PB9	I/O	FT_fh	-	TIM17_CH1, TIM4_CH4, DFSDM_DATIN7, I2C1_SDA, SPI2_NSS/I2S2_WS, I2C4_SDA, SDMMC1_CDIR, UART4_TX, FDCAN1_TX, SDMMC2_D5, I2C4_SMBA, SDMMC1_D5, DCMI_D7, LCD_B7, EVENTOUT	,
97	A4	C4	PE0	I/O	FT_h	-	LPTIM1_ETR, TIM4_ETR, HRTIM_SCIN, LPTIM2_ETR, UART8_RX, FDCAN1_RXFD_MODE, SAI2_MCK_A, FMC_NBL0, DCMI_D2, EVENTOUT	-
98	А3	B4	PE1	I/O	FT_h	-	LPTIM1_IN2, HRTIM_SCOUT, UART8_TX, FDCAN1_TXFD_MODE, FMC_NBL1, DCMI_D3, EVENTOUT	-
-	-	A7	VCAP	S	-	-	-	-
99	D5	-	VSS	S	-	-	-	-
-	C6	E7	PDR_ON	S	-	-	-	
-	-	A6	VDDLDO	S	-	-	-	-
100	C5	-	VDD	S	-	-	-	-
-	D4	A4	Pl4	I/O	FT_h	-	TIM8_BKIN, SAI2_MCK_A, TIM8_BKIN_COMP12, FMC_NBL2, DCMI_D5, LCD_B4, EVENTOUT	-
-	C4	А3	PI5	I/O	FT_h	-	TIM8_CH1, SAI2_SCK_A, FMC_NBL3, DCMI_VSYNC, LCD_B5, EVENTOUT	-
-	C3	A2	PI6	I/O	FT_h	-	TIM8_CH2, SAI2_SD_A, FMC_D28, DCMI_D6, LCD_B6, EVENTOUT	-
-	C2	В3	PI7	I/O	FT_h	-	TIM8_CH3, SAI2_FS_A, FMC_D29, DCMI_D7, LCD_B7, EVENTOUT	-



Table 7. STM32H750xB pin/ball definition (continued)

P	Pin/ball name							
LQFP100	UFBGA176+25	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	H9	-	VSS	S	-	-	-	-
-	- K9 -		VSS	S	-	-	-	-
-	- K10 -		VSS	S	-	-	-	-

- 1. When this pin/ball was previously configured as an oscillator, the oscillator function is kept during and after a reset. This is valid for all resets except for power-on reset.
- 2. This ball should remain floating.
- 3. This ball should not remain floating. It can be connected to VSS or VDD. It is reserved for future use.
- 4. This ball should be connected to V_{SS}.
- 5. Pxy_C and Pxy pins/balls are two separate pads (analog switch open). The analog switch is configured through a SYSCFG register. Refer to the product reference manual for a detailed description of the switch configuration bits.
- 6. There is a direct path between Pxy_C and Pxy pins/balls, through an analog switch. Pxy alternate functions are available on Pxy_C when the analog switch is closed. The analog switch is configured through a SYSCFG register. Refer to the product reference manual for a detailed description of the switch configuration bits.



DS12556 Rev 2 71/201

Table 8. Port A alternate functions

	AF15	SYS	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT
	AF14	UART5/ LCD	ı	LCD_R2	LCD_R1	LCD_B5	LCD_ VSYNC	LCD_R4	CCD_G2	1	LCD_R6	LCD_R5	LCD_B1	LCD_R4	LCD_R5	1
	AF13	TIM1/DCMI /LCD/ COMP		-	-	1	DCMI_ HSYNC	-	DCMI_PIX CLK	-	EB_CD_L	ост росм	DCMI_D1	-	-	•
	AF12	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	-	-	MDIOS_ MDIO	-	OTG_HS_ SOF	-	TIM1_BKIN _COMP12	FMC_SDN WE	TIM8_BKIN 2_COMP12	-	LCD_B4	-	-	-
	AF11	12C4/ UART7/ SWPM11/ TIM1/8/ DFSDM/ SDMMC2/ MDIOS/ ETH	ETH_MII_ CRS	ETH_MII_ RX_CLK/ ETH_RMII_ REF_CLK	ETH_MDIO	ETH_MII_ COL	-	-	_SOIDM	ETH_MII_ RX_DV/ ETH_RMII_ CRS_DV	UART7_RX	ETH_TX_ ER	MDIOS_ MDIO	-	-	-
	AF10	SAI24/ TIM8/ QUADSPI/ SDMMC2/ OTG1 HS/ OTG2_FS/ LCD	SAIZ_SD_B	SAIZ_MCK_ B	-	OTG_HS_ ULPI_D0	-	OTG_HS_ OTPI_CK	TIM8_BKIN _COMP12	-	_84_8TO _808	-	OTG_FS_ID	_SA_DTO	OTG_FS_ DP	-
Suoi	AF9	SAI4/ FDCAN1/2/ TIM13/14/Q UADSPI/F MC/ SDMMC2/ LCD/ SPDIFRX	SDMMC2_ CMD	QUADSPI_ BK1_I03	-	LCD_B2	ı	ı	TIM13_CH	TIM14_CH	-	FDCAN1_ RXFD_ MODE	FDCAN1_ TXFD_ MODE	FDCAN1_ RX	FDCAN1_ TX	ı
Port A alternate functions	AF8	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/S PDIFRX	UART4_TX	UART4_RX	SAIZ_SCK_ B	ı	SPI6_NSS	SPI6_SCK	SPI6_MISO	SPI6_MOSI	1	•		,	SAIZ_FS_B	ı
A alterna	AF7	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	USART2_ CTS_NSS	USART2_ RTS	USART2_ TX	USART2_ RX	USART2_ CK	ı	,	ı	USART1_ CK	USART1_ TX	USART1_ RX	USART1_ CTS_NSS	USART1_ RTS	ı
8. Port	AF6	SPI2/3/SAI1/ 3/I2C4/ UART4/ DFSDM					SPI3_NSS/ I2S3_WS	1	1	ı	ı			UART4_RX	UART4_TX	
lable 8.	AF5	SP11/2/3/4/ 5/6/CEC	,	-	-	,	SPI1_NSS/ I2S1_WS	SPI1_SCK //2S1_CK	SPI1_MISO /I2S1_SDI	SPI1_MOSI //2S1_SDO	-	SPI2_SCK/ I2S2_CK	1	SPI2_NSS //2S2_WS	SPI2_SCK/ I2S2_CK	•
	AF4	12C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM/CEC	TIM15_BKIN	TIM15_ CH1N	TIM15_CH1	TIM15_CH2	-	-	-	1	12C3_SCL	I2C3_SMBA	1	-	-	-
	AF3	LPUART/ TIM8/ LPTIM2/3/4/ 5/HRTIM1/ DFSDM	TIM8_ETR	LPTIM3_ OUT	LPTIM4_ OUT	LPTIM5_ OUT	-	TIM8_ CH1N_	TIM8_BKIN	TIM8_CH1	TIM8_BKIN	LPUART1_ TX	LPUART1_ RX	LPUART1_ CTS	LPUART1_ RTS	
	AF2	SA11/TIM3/ 4/5/12/ HRTIM1	TIM5_CH1	TIM5_CH2	TIM5_CH3	TIM5_CH4	TIM5_ETR	ı	TIM3_CH1	TIM3_CH2	HRTIM_CH B2	HRTIM_CH C1	HRTIM_CH C2	HRTIM_CH D1	HRTIM_CH D2	ı
	AF1	TIM1/2/16/1 7/LPTIM1/ HRTIM1	TIM2_CH1/ TIM2_ETR	TIM2_CH2	TIM2_CH3	TIM2_CH4	-	TIM2_CH1/ TIM2_ETR	TIM1_BKIN	TIM1_CH1N	тім1_сн1	TIM1_CH2	TIM1_CH3	TIM1_CH4	TIM1_ETR	-
	AF0	SYS	1		1	1	1	1	1	1	MCO1	1	1	1	1	JTMS- SWDIO
		Port	PA0	PA1	PA2	PA3	PA4	PA5	PA6	Pod PA7	PA8	PA9	PA10	PA11	PA12	PA13



_
(par
ntin
<u>0</u>
ons
ncti
) fu
nate
alter
٩
Port
Δ.
œ
Table

	AF15	SYS	EVENT- OUT	EVENT- OUT
	AF14	UART5/ LCD		-
	AF13	TIM1/DCMI /LCD/ COMP		ı
	AF12	/SDMMC1/ MDIOS/ OTG1_FS/ LCD	-	-
	AF11	12C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM/ SDMMC2/ MDIOS/ ETH	,	UART7_TX
5	AF10	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	1	1
	64V	SAI4/ FDCAN1/2/ TIM13/14/Q UADSPI/F MC/ SDMMC2/ LCD/ SPDIFRX	-	-
	84V	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/S PDIFRX	-	UART4_ RTS
מפ	VHA	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6_NSS	
iable o. Foil A aitemate idilictions (continued)	AF6	SPI2/3/SAI1/ 3/I2C4/ UART4/ DFSDM	-	SPI3_NSS/ I2S3_WS
	9F5	SP11/2/3/4/ 5/6/CEC	-	SP11_NSS/ SP13_NSS/ 12S1_WS
_	AF4	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM/CEC		HDMI_CEC
	AF3	LPUART/ TIM8/ LPTIM2/34/ 5/HRTIM1/ DFSDM	-	-
	AF2	SAI1/TIM3/ 4/5/12/ HRTIM1	-	HRTIM_ FLT1
	AF1	TIM1/2/16/1 7/LPTIM1/ HRTIM1	,	TIM2_CH1/ TIM2_ETR
	AF0	SYS	PA14 JTCK- SWCLK	PA15 JTDI
		Port		진 PA15

Table 9, Port B alternate functions AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13		S.X.S	G1 EVENT-	G0 EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	5_ EVENT- OUT	5_ EVENT- OUT	EVENT- OUT	B6 EVENT-
Table 9. Port B alternate functions Table 9. Port B alternate functions AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12			LCD_G1	LCD_G0	1	'	'	UART5_ RX	UART5_ TX	'	PCD_B6
Table 9. Port B alternate functions AF2 AF5 AF6 AF7 AF8 AF9 AF10 AF11		TIM1/DCM I/LCD/ COMP	COMP	,	1	ı	1	DCMI_D1 0	DCMI_D5	DCMI_ VSYNC	DCMI_D6
Table 9. Port B alternate functions AF2 AF3 AF4 AF6 AF6 AF7 AF8 AF9 AF10 SA1/TIM3 LPUARTI		TIM1/8/FMC /SDM/MC1/ MDIOS/ OTG1_FS/ LCD	Orgi-Fs/ LCD	ı	ı	ı	1	FMC_ SDCKE1	FMC_SDNE	FMC_NL	SDMMC1_ D4
Table 9. Port B alternate functions AF2 AF5 AF6 AF7 AF8 AF9 AF		I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM/ SDM/MC2/ MDIOS/ ETH	SDMMCZ/ MDIOS/ ETH ETH_MII_ RXD2	ETH_MII_ RXD3	ETH_TX_ ER	UART7_RX	UART7_TX	ETH_PPS_ OUT	DFSDM_ DATIN5	DFSDM_ CKIN5	ETH_MII_ TXD3
AF2 AF3 AF4 AF5 AF6 AF7 AF8		SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	OTG2_FS/ OTG2_FS/ LCD OTG_HS_ ULPI_D1	OTG_HS_ ULPI_D2	SAI4_D1	•	•	OTG_HS_ ULPI_D7	QUADSPI_ BK1_NCS	-	SDMMC2_ D4
AF2 AF3 AF4 SA11/TIM3/ LPUART/ USART1/ 4/5/12/ LPTIM2/3/4 LPTIM2// HRTIM1 /5HRTIM1/ DFSDM/ CEC TIM3_CH4 TIM8_CH2 - TIM8_CH2 - STA1_D1 - CKIN1 - CKIN	Suc	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMCZ/ LCD/ SPDIFRX	SDMMC2/ LCD/ SPDIFRX LCD_R3	LCD_R6	QUADSPI_ CLK	SDMMC2_ D2	SDMMC2_ D3	FDCAN2_ RX	FDCAN2_ TX	FDCAN2_ TXFD_ MODE_	FDCAN1_ RX
AF2 AF3 AF4 SA11/TIM3/ LPUART/ USART1/ 4/5/12/ LPTIM2/3/4 LPTIM2// HRTIM1 /5HRTIM1/ DFSDM/ CEC TIM3_CH4 TIM8_CH2 - TIM8_CH2 - STA1_D1 - CKIN1 - CKIN	e functio	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX	SPDIFRX SPDIFRX UART4_ CTS	-		SPI6_SCK	SPI6_ MISO		LPUART1_ TX	LPUART1_ RX	UART4_RX
AF2 AF3 AF4 SA11/TIM3/ LPUART/ USART1/ 4/5/12/ LPTIM2/3/4 LPTIM2// HRTIM1 /5HRTIM1/ DFSDM/ CEC TIM3_CH4 TIM8_CH2 - TIM8_CH2 - STA1_D1 - CKIN1 - CKIN	alternat	SPI2/3/6/ USART1/2/3 /6/UART7/5 DMMC1	DMMC1	,	SPI3_ MOSI/12S3_ SDO	•	SPI2_NSS/I 2S2_WS	SPI3_MOSI/ I2S3_SDO	USART1_ TX	USART1_ RX	SDMMC1_ CKIN
AF2 AF3 AF4 SA11/TIM3/ LPUART/ USART1/ 4/5/12/ LPTIM2/3/4 LPTIM2// HRTIM1 /5HRTIM1/ DFSDM/ CEC TIM3_CH4 TIM8_CH2 - TIM8_CH2 - STA1_D1 - CKIN1 - CKIN	9. Port B	SPI2/3/SA11 /3/12/4/ UART4/ DFSDM	DFSDM_CK	DFSDM_ DATIN1	SAI1_SD_A	SP13_SCK/ 12S3_CK	SPI3_MISO/ I2S3_SDI	I2C4_SMBA	12C4_SCL	I2C4_SDA	I2C4_SCL
AF2 AF3 SA11/TIM3/ HRTIM1 JEPUART/ TIM3_CH3 ISHRTIM1/ DFSDM TIM3_CH4 TIM8_CH2 TIM3_CH4 TIM8_CH3 SA11_D1 - SA11_D1 - FLT4 - TIM3_CH4 FRTIM_EE TIM3_CH4 FRTIM_EE TIM3_CH4 FRTIM_EE TIM3_CH4 FRTIM_EE TIM3_CH4 FRTIM_EE TIM3_CH4 FRTIM_EE TIM4_CH1 HRTIM_EE TIM4_CH1 HRTIM_E	Table	SPI1/2/3/4/5/ 6/GEC				SP11_SCK/ 12S1_CK	SPI1_MISO/ I2S1_SDI	SPI1_MOSI/ I2S1_SDO	нрмі_сес	-	
SA11/TIM3/ 4/5/12/ HRTIM1 TIM3_CH4 TIM3_CH4 SA11_D1 FLT4 TIM3_CH1 TIM3_CH1		ISC1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM/ CEC	DFSDM/ CEC		DFSDM_ CKIN1			I2C1_SMBA	I2C1_SCL	I2C1_SDA	I2C1_SCL
		LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM	75/HKTIM1/ DFSDM TIM8_CH2	TIM8_CH3 N	-	-	HRTIM_EE V6	HRTIM_ EEV7	HRTIM_ EEV8	HRTIM_ EEV9	DFSDM_ CKIN7_
		SAI1/TIM3/ 4/5/12/ HRTIM1			SAI1_D1	HRTIM_ FLT4	TIM3_CH1	TIM3_CH2		TIM4_CH2	TIM4_CH3
AF1 TIM1/2/16/1 7/LPTIM1/ HRTIM1 HRTIM1_CH2N TIM1_CH3N TIM1_CH3N TIM16_BKIN TIM16_BKIN TIM16_CH1 N TIM16_CH1		TIM1/2/16/1 7/LPTIM1/ HRTIM1	HR IIM1 TIM1_CH2N	TIM1_CH3N	ı	TIM2_CH2	TIM16_ BKIN	TIM17_ BKIN	TIM16_CH1 N	TIM17_CH1 N	TIM16_CH1
SYS SYS		SYS SYS		-		JTDO/TRA CESWO	NJTRST	-	-	-	,
Port B		Port	PB0	PB1	PB2	PB3		PB5	PB6	PB7	PB8



Table 9. Port B alternate functions (continued)

	AF15	SYS	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT
	AF14	UART5/ LCD	LCD_B7	LCD_G4	CD_G5	UART5_ RX	UART5_ TX	-	-
	AF13	TIM1/DCM I/LCD/ COMP	DCMI_D7	-	-	TIM1_ BKIN_ COMP12	1	1	-
	AF12	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	SDMMC1_ D5	-	-	OTG_HS_	1	OTG_HS_ DM	OTG_HS_ DP
	AF11	12C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM/ SDMMC2/ MDIOS/ ETH	I2C4_SMB A	ETH_MII_ RX_ER	ETH_MII_ TX_EN/ ETH_RMII_ TX_EN	ETH_MII_ TXD0/ETH_ RMII_TXD0	ETH_MII_ TXD1/ETH_ RMII_TXD1	-	-
(1	AF10	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	SDMMC2_ D5	OTG_HS_ ULPI_D3	OTG_HS_ ULPI_D4	OTG_HS_ ULPI_D5	OTG_HS_ _ULPI_D6	-	-
ontinuec	64V	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX	FDCAN1_ TX	QUADSPI_ BK1_NCS	-	FDCAN2_ RX	FDCAN2_ TX	SDMMC2_ D0	SDMMC2_ D1
tions (co	AF8	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX	UART4_TX	-	-	-	-	UART4_ RTS	UART4_ CTS
ate runc	AF7	SPI2/3/6/ USART1/2/3 /6/UART7/S DMMC1	SDMMC1_ CDIR	USART3_ TX	USART3_ RX	USART3_ CK	USART3_ CTS_NSS	USART3_ RTS	-
Б апеги	AF6	SPI2/3/SA11 /3/12C4/ UART4/ DFSDM	I2C4_SDA	DFSDM_ DATIN7	DFSDM_ CKIN7_	DFSDM_ DATIN1	DFSDM_CK IN1	DFSDM_ DATIN2	DFSDM_CK IN2
lable 9. Port B alternate functions (continued)	AF5	SP11/2/3/4/5/ 6/CEC	SPI2_NSS/ I2S2_WS	SPI2_SCK/ I2S2_CK	1	SPI2_NSS/ I2S2_WS	SPIZ_SCK/ I2S2_CK	SPI2_MISO/ I2S2_SDI	SPI2_MOSI/ I2S2_SDO
Iab	AF4	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM/ CEC	I2C1_SDA	I2C2_SCL	I2C2_SDA	I2C2_SMBA	1	USART1_TX	USART1_RX
	AF3	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM	DFSDM_ DATIN7	LPTIM2_IN 1	LPTIM2_ ETR	1	LPTIM2_ OUT	TIM8_ CH2N	TIM8_CH3
	AF2	SA11/TIM3/ 4/5/12/ HRTIM1	TIM4_CH4	HRTIM_ SCOUT	HRTIM_ SCIN_	-	-	TIM12_CH	TIM12_CH
	AF1	TIM1/2/16/1 7/LPTIM1/ HRTIM1	TIM17_CH1	тім2_снз	TIM2_CH4	TIM1_BKIN	TIM1_CH1N	TIM1_CH2N	TIM1_CH3N
	AF0	SYS			1				RTC_ REFIN
		Port	PB9	PB10	PB11	ed PB12	PB13	PB14	PB15



S
₽
.=
7
2
_
Ę
Φ
ž
$\boldsymbol{\sigma}$
₽
ᇹ
۳
ā
w
ပ
Ţ
5
_
о.
_:
9
$\overline{}$
Φ
$\overline{}$
ᆂ

AF14	T5/			EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT
^	UART5/	LCD_R5	1	ı	i	ı	1	LCD_ HSYNC	99 ⁻ 007		LCD_B2	LCD_R2		ı	
AF13	TIM1/DCMI (LCD/ COMP	•			ı	1	COMP_1_ OUT	DCMI_D0	DCMI_D1	DCMI_D2	DCMI_D3	DCMI_D8	DCMI_D4	DCMI_D9	ı
AF12	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	FMC_ SDNWE	MDIOS_ MDC	FMC_SDNE 0	FMC_SDCK E0	FMC_SDNE 0	FMC_SDCK E0	SDMMC1_ D6	SDMMC1_ D7	SDMMC1_ D0	SDMMC1_ D1	SDMMC1_ D2	SDMMC1_ D3	SDMMC1_ CK	
AF11	IZC4/ UART7/ SWPMI1/ TIM1/8/ DFSDM/ SDMMC2/ MDIOS/ ETH	•	ETH_MDC	ETH_MII_ TXD2	ETH_MII_ TX_CLK	ETH_MII_ RXD0/ETH_ RMII_RXD0	ETH_MII_ RXD1/ETH_ RMII_RXD1	-	SWPMI_TX	SWPMI_RX	SWPMI	-	-	-	ı
AF10	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	OTG_HS_ ULPI_STP	SAI4_D1	OTG_HS_ ULPI_DIR	OTG_HS_ ULPI_NXT	-	SAI4_D3	SDMMC2_ D6	SDMMC2_ D7	-	E9 G27	-	-	-	
ions	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX	-	SDMMC2_ CK	•	-	SPDIFRX_ IN2	SPDIFRX_ IN3	FMC_ NWAIT	FMC_NE1	FMC_NE2/ FMC_NCE	QUADSPI_ BK1_100	QUADSPI_ BK1_IO1	QUADSPI_ BK2_NCS	-	-
alternate functions	SPI6/SAI2/ 4/UART4/5/ 8/LPUART7/ SDMMC1/ SPDIFRX	SAIZ_FS_B	SAI4_SD_ A	•	-	-		SDMMC1_ DODIR	SDMMC1_ D123DIR_	UART5_ RTS	UART5_ CTS	UART4_TX	UART4_RX	UART5_TX	-
C alterna	SP12/3/6/ USART/1/2/ 3/6/UNRT7/ SDMMC1		•	•	-	-	-	USART6_ TX	USART6_ RX	USART6_ CK	-	USART3_ TX	USART3_ RX	USART3_ CK	•
Port	SPI2/3/SA11 /3/I2C4/ UART4/ DFSDM	DFSDM_ DATIN4	SAI1_SD_A	DFSDM_CK OUT		-			I2S3_MCK			SPI3_SCK/ I2S3_CK	SPI3_MISO/ I2S3_SDI	SPI3_MOSI/ I2S3_SDO	
Table 10.	SPI1/2/3/4/ 5/6/CEC	-	SP12_ MOSI/12S2_ SDO	SP12_ MISO/12S2 _SDI	SP12_ MOSI/12S2_ SDO	I2S1_MCK	-	I2S2_MCK	-	-	IZS_CKIN	1	-	-	•
AF4	12C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM/CEC		DFSDM_ CKIN4	•	•	-		DFSDM_ CKIN3	DFSDM_ DATIN3		I2C3_SDA	1		-	
AF3	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM	DFSDM_ CKINO	DFSDM_ DATINO	DFSDM_ CKIN1	DFSDM_ DATIN1	DFSDM_ CKIN2	DFSDM_ DATIN2	TIM8_CH1	TIM8_CH2	TIM8_CH3	TIM8_CH4	DFSDM_ CKIN5	DFSDM_ DATIN5	1	1
AF2	SAI1/TIM3/ 4/5/12/ HRTIM1	-	SAI1_D1	•	-	-	SAI1_D3	тімз_сн1	тімз_сн2	тімз_снз	TIM3_CH4	HRTIM_ EEV1	HRTIM_ FLT2	HRTIM_ EEV2	-
AF1	TIM1/2/16/1 7/LPTIM1/ HRTIM1		-	-	,	-		HRTIM_CH A1	HRTIM_CH A2	HRTIM_CH B1	-	-	-	-	
AFO	s s s s	1	TRACED0	1	1	1			TRGIO	TRACED1	MCO2			TRACED3	ı
	Port	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7	PC8	PC9	PC10	PC11	PC12	PC13

47/

EVENT-OUT EVENT-OUT

AF15

UART5/ LCD AF14 TIM1/DCMI /LCD/ COMP AF13 /SDMMC1/ MDIOS/ OTG1_FS/ LCD AF12 I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM/ SDMMC2/ MDIOS/ ETH AF11 SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD AF10 Table 10. Port C alternate functions (continued) SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX AF9 SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX AF8 SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1 AF7 AF6 SPI1/2/3/4/ 5/6/CEC AF5 I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM/CEC AF4 LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM AF3 SAI1/TIM3/ 4/5/12/ HRTIM1 AF2 TIM1/2/16/1 7/LPTIM1/ HRTIM1 AF1 AF0 PC14 PC15 Port



ns
0
≆
ច
Ĕ
3
∓
Ø
Ŧ
ā
\Box
_
9
=
Ø
Ω
¥
0
₽.
$\overline{}$
$\overline{}$
<u>o</u>
0
_
<u>_</u>

	AF15	SYS	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT
	AF14	UART5/ LCD	1	-	1	LCD_G7	-	-	LCD_B2	-	-	1	LCD_B3	-	-	-	1	
•	AF13	TIM1/DCMI /LCD/ COMP		-	DCMI_D11	PCMI_D5	-	-	DCMI_D10	1	-	-	-	-	-	-	-	1
	AF12	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	FMC_D2/ FMC_DA2	FMC_D3/ FMC_DA3	SDMMC1_ CMD	FMC_CLK	FMC_NOE	FMC_NWE	FMC_ NWAIT	FMC_NE1	FMC_D13/ FMC_DA13	FMC_D14/ FMC_DA14	FMC_D15/ FMC_DA15	FMC_A16	FMC_A17	FMC_A18	FMC_D0/ FMC_DA0	FMC_D1/ FMC_DA1
	AF11	12C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM/ SDMMC2/ MDIOS/ ETH							SDMMC2_ CK	SDMMC2_ CMD	-		-	-	-	-		
	AF10	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	-	-	-	-	-	-	SAI4_D1	-	-	-	-	SAIZ_SD_A	SAI2_FS_A	SAI2_SCK_	-	-
ons	AF9	SAI4/ FDCAN1/2/ TIM13/14/Q UADSPI/FM C/ SDMMC2/ LCD/ SPDIFRX	FDCAN1_ RX	FDCAN1_ TX			FDCAN1_R XFD_MODE	FDCAN1_T XFD_MODE	FDCAN2_R XFD_MODE	SPDIFRX_ IN0	SPDIFRX_ IN1	FDCAN2_R XFD_MODE	FDCAN2_T XFD_MODE	QUADSPI_ BK1_IO0	QUADSPI_ BK1_IO1	QUADSPI_ BK1_IO3	-	-
alternate functions	AF8	SPI6/SAI2/ 4/UART45/ 8/LPUART/ SDMMC1/ SPDIFRX	UART4_RX	UART4_TX	UART5_RX	-	-	-	SAI4_SD_ A	1	-	-	-	-	-	-	UART8_ CTS	UART8_ RTS
	AF7	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	-	-	-	USART2_ CTS_NSS	USART2_ RTS	USART2_ TX	USART2_ RX	USART2_ CK	USART3_ TX	USART3_ RX	USART3_ CK	USART3_ CTS_NSS	USART3_ RTS		-	•
1. Port D	AF6	SP12/3/SA11 /3/12C4/ UART4/ DFSDM	SAI3_SCK_	SAI3_SD_A			SAI3_FS_A	-	SAI1_SD_A	DFSDM_CK IN1	SAI3_SCK_ B	SAI3_SD_B	SAI3_FS_B	-	-	-	SAI3_MCLK _B	SAI3_MCLK _A
Table 11.	AF5	SP11/2/3/4/ 5/6/CEC	-	-	-	SPI2_SCK/ I2S2_CK	-	-	SPI3_ MOSI/I2S3 _SDO	SP11_ MOSI/12S1 _SDO	-	-	-	-	-	-	-	
	AF4	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM/CEC	,	-	,	,	-	-	DFSDM_ DATIN1	•	-	1	-	I2C4_SMBA	12C4_SCL	I2C4_SDA	,	
•	AF3	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM	DFSDM_ CKIN6	DFSDM_ DATIN6	1	DFSDM_ CKOUT	1	1	DFSDM_ CKIN4	DFSDM_ DATIN4	DFSDM_ CKIN3	DFSDM_ DATIN3	DFSDM_ CKOUT	LPTIM2_IN 2	LPTIM2_IN	1	1	1
	AF2	SAI1/TIM3/ 4/5/12/ HRTIM1	-	-	TIM3_ETR	-	HRTIM_ FLT3	HRTIM_ EEV3	SAI1_D1	1	-	-	-	-	TIM4_CH1	TIM4_CH2	TIM4_CH3	TIM4_CH4
	AF1	TIM1/2/16/1 7/LPTIM1/ HRTIM1								,					LPTIM1_IN1	LPTIM1_ OUT		
	AF0	SYS		,	TRACED2		,	,		,						1	,	1
-		Port	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	PD8	PD9	PD10	PD11	PD12	PD13	PD14	PD15



	AF15	SYS	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT
	AF14	UART5/ LCD		1	1	1	CCD_B0	09 ⁻ 007	LCD_G1	1	1	-	-	rcp_G3	LCD_B4	LCD_DE	LCD_CLK	LCD_R7
	AF13	TIM1/DCMI /LCD/ COMP	DCMI_D2	DCMI_D3	-	-	DCMI_D4	90-ІМОО	2G_IMOG	-	COMP_2_ OUT	-	-	-	COMP_1_ OUT	COMP_2_ OUT	-	TIM1_BKIN _COMP12
	AF12	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	FMC_NBL0	FMC_NBL1	FMC_A23	FMC_A19	FMC_A20	FMC_A21	FMC_A22	FMC_D4/ FMC_DA4	FMC_D5/ FMC_DA5	FMC_D6/ FMC_DA6	FMC_D7/ FMC_DA7	FMC_D8/ FMC_DA8	FMC_D9/ FMC_DA9	FMC_D10/ FMC_DA10	FMC_D11/ FMC_DA11	FMC_D12/ FMC_DA12
	AF11	12C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM/ SDMMC2/ MDIOS/ ETH	-	-	ETH_MIII_ TXD3	-	-	-	TIM1_BKIN 2_COMP12	-	-	-	-	-	-		-	-
_	AF10	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	SAIZ_MCK _A	-	SAI4_CK1		SAI4_D2	SAI4_CK2	SAIZ_MCK _B	QUADSPI_ BK2_100	QUADSPI_ BK2_I01	QUADSPI_ BK2_IO2	QUADSPI_ BK2_IO3	SAI2_SD_B	SAI2_SCK_ B	SAI2_FS_B	SAIZ_MCK _B	
ons	AF9	SAI4/ FDCAN 1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMG2/ LCD/ SPDIFRX	FDCAN1_ RXFD_ MODE	FDCAN1_ TXFD_ MODE	QUADSPI_ BK1_102	-	-	-	SAI4_D1	-	-	-	-	-	-	1	-	
alternate functions	AF8	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX	UART8_RX	UART8_TX	SAI4_ MCLK_A	SAI4_SD_ B	SAI4_FS_A	SAI4_SCK	SAI4_SD_	-	-	-	-	-	-	-	-	-
	AF7	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	-	-	-	-	-	-	-	UART7_RX	UART7_TX	UART7_ RTS	UART7_ CTS	-	-	-	-	-
12. Port E	AF6	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM			SAI1_MCLK	SAI1_SD_B	SAI1_FS_A	SAI1_SCK_	SAI1_SD_A	1	-	-	-	-	-		-	
Table 1	AF5	SP11/2/3/4/ 5/6/CEC	-	-	SPI4_SCK	-	SPI4_NSS	SPI4_ MISO_	SPI4_ MOSĪ	-	-	-	-	SPI4_NSS	SPI4_SCK	SPI4_ MISO_	SPI4_ MOSI	HDMI_ TIM1_BKIN
	AF4	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM/CEC	LPTIM2_ ETR	1	1	TIM15_BKIN	TIM15_CH1	TIM15_CH1	TIM15_CH2	1	1	-	-	-	-	•	-	
-	AF3	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM	HRTIM_ SCIN_	HRTIM_ SCOUT			DFSDM_ DATIN3	DFSDM_ CKIN3		DFSDM_ DATIN2	DFSDM_ CKIN2	DFSDM_ CKOUT	DFSDM_ DATIN4	DFSDM_ CKIN4	DFSDM_ DATIN5	DFSDM_ CKIN5_		1
	AF2	SA11/TIM3/ 4/5/12/ HRTIM1	TIM4_ETR	-	SAI1_CK1	-	SAI1_D2	SAI1_CK2	SAI1_D1	-	-	-	-	-	-	1	-	
	AF1	TIM1/2/16/1 7/LPTIM1/ HRTIM1	LPTIM1_ ETR	LPTIM1_IN2	-	-	-		$\frac{1}{2}$ BKIN	TIM1_ETR	TIM1_CH1N	тім1_сн1	TIM1_CH2N	тім1_сн2	TIM1_CH3N	тім1_снз	TIM1_CH4	TIM1_BKIN
Ī	AF0	SYS	-	-	TRACE CLK	TRACED0	TRACED1	TRACED2	TRACED3	-	-	-	-	-	-	1	-	•
		Port	PE0	PE1	PE2	PE3	PE4	PE5	PE6	PE7	PE8	PE9	PE10	PE11	PE12	PE13	PE14	PE15



ons
듗
fun
nate
tern
ā
ب
Po
<u>ლ</u>
<u>e</u>
χ

	AF15	SYS	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT						
	AF14	UART5/ LCD	ı	ı	ı	ı	1	1	1	1	ı	ı	TCD_DE	ı	1	•	•	1
	AF13	TIM1/DCMI /LCD/ COMP	1	1	1	1	1	1	1	1	1	1	DCMI_D11	DCMI_D12	1	1	1	1
	AF12	/SDMMC1/ MDIOS/ OTG1_FS/ LCD	FMC_A0	FMC_A1	FMC_A2	FMC_A3	FMC_A4	FMC_A5	•	•	1	1	1	FMC_ SDNRAS	FMC_A6	FMC_A7	FMC_A8	FMC_A9
	AF11	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM/ SDMMC2/ MDIOS/ ETH	1	1	1	1	•	1	•	•	1	1	1	1	•	•	•	1
	AF10	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	ı	ı	ı	ı	1	1	1	1	QUADSPI_ BK1_IO0	QUADSPI_ BK1_IO1	SAI4_D3	SAI2_SD_B	1	•	•	1
ons	AF9	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX	1	1	1	ı	ı	1	QUADSPI_ BK1_I03	QUADSPI_ BK1_IO2	TIM13_ CH1	TIM14_CH	QUADSPI_ CLK	1	ı	•	•	1
te functi	AF8	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX		1	1	ı	ı		SAI4_SD_ B	SAI4_ MCLK_B	SAI4_SCK _B	SAI4_FS_B	ı	1	ı			1
alterna	AF7	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	-	-	-	-	-		UART7_RX	UART7_TX	UART7_ RTS	UART7_ CTS	-	-	-	-	-	
Table 13. Port F alternate functions	AF6	SPI2/3/SA11 /3/12C4/ UART4/ DFSDM	-	-	-	-	-	1	SAI1_SD_B	SAI1_MCLK _B	SAI1_SCK_ B	SAI1_FS_B	-	-	-	-	-	
Table 1	AF5	SP11/2/3/4/ 5/6/CEC	-	1	1	1	1	1	SPI5_NSS	SPI5_SCK	SPI5_ MISO	SPI5_ MOSI	1	SPI5_ MOSI	1	1	1	
	AF4	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM/CEC	I2C2_SDA	I2C2_SCL	I2C2_SMBA	1	-	-	-	-	-	-	1	-	-	I2C4_SMBA	I2C4_SCL	I2C4_SDA
	AF3	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM	-	-	-			1			-	-		-		DFSDM_ DATIN6	DFSDM_ CKIN6_	
	AF2	SA11/TIM3/ 4/5/12/ HRTIM1	1	1	1	ī	1	1	1	1	1	1	SAI1_D3	1	1	•	•	1
	AF1	TIM1/2/16/1 7/LPTIM1/ HRTIM1	-	-	-	-		1	TIM16_CH1	TIM17_CH1	TIM16_ CH1N	TIM17_ CH1N	TIM16_ BKIN	-		-	-	1
	AFO	SYS	-	-	-	1		1			-	-	1	-				
		Port	PF0	PF1	PF2	PF3	PF4	PF5	PF6	PF7	PF8	PF9	PF10	PF11	PF12	PF13	PF14	PF15

47/

DS12556 Rev 2 79/201

Table 14. Port G alternate functions

EVENT -OUT AF15 EVENT -OUT UART5/ LCD LCD_R LCD_B AF14 CLS PLS CD_ 67 .CD_ B1_ ⁶ LCD_2 TIM1/ DCMI/LCD /COMP DCMI_D1 2 8 DCMI_ VSYNC AF13 DCMI TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD FMC_A15/ FMC_BA1 FMC_NE2/ FMC_NCE FMC_A14/ FMC_BA0 FMC_A13 NE3 NE3 FMC_A10 FMC_A12 FMC_INT FMC_NE4 FMC_A24 FMC_A11 FMC_ SDCLK AF12 FMC TIM1_BKIN2 _COMP12 I2C4/UART7 /SWPM11/ TIM1/8/ DFSDM/ SDMMC2/ MDIOS/ETH TIM8_BKIN2 _COMP12 ETH_MII_ TXD0/ETH_ RMII_TXD0 TIM8_BKIN_COMP12 ETH_MII_ TXD1/ETH_ RMII_TXD1 ETH_PPS_ OUT ETH_MII_ TX_EN/ TY_EN/ TX_EN AF11 SAIZ/4/TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD D2 QUADSPI_ BK1_NCS SD SAIZ_FS_ AF10 SDMMC2 SAIZ SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/SPDIFRX B, 63 QUADSPI_ 2_102_ B. AF9 CO 2 SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX SPDIFRX_ IN3 SPDIFRX_ IN1 SPDIFRX_ IN2 SPDIFRX_IN0 AF8 SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1 USART6_ RX USART6_ CTS_NSS USART6_ CK USART6_ RTS USART6_ RTS AF7 SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM SAI1_ MCLK_A AF6 SPI1/2/3/4/ 5/6/CEC SPI1_NSS/ I2S1_WS SP11_ MISO/I2S1 _SDI SSK/ SPI6_NSS SCK SPI6_ MISO_ AF5 SP11_8 12S1_ SPI6_ I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM/CEC AF4 LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM TIM8_ETR TIM8 BKINZ AF3 SAI1/TIM3/ 4/5/12/ HRTIM1 HRTIM_ EEV10 HRTIM_ CHE2_ HRTIM EEV4 HRTIM CHE1 HRTIM_ FLT5_ AF2 TIM1/2/16/1 7/LPTIM1/ HRTIM1 BKIN LPTIM1_IN1 TIM17 BKIN LPTIM1 OUT AF1 Π M TIM1 TRACED0 AF0 PG13 PG10 PG12 PG0 PG5 PG2 PG3 PG6 PG8 PG9 PG1 PG4 PG7 Port Port G



(continued)
functions
alternate
. Port G
Table 14

Į				
	AF15	SYS	EVENT -OUT	EVENT -OUT
	AF14	UART5/ LCD	LCD_ B0_	
	AF13	IC TIM1/ UA DA COMP L		DCMI_ D13
	AF12	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	FMC_A25	FMC_ SDNCAS
	AF11	I2C4/UART7 /SWPMI1/ TIM1/8/ DFSDM/ SDMMC2/ MDIOS/ETH	ETH_MII_ TXD1/ETH_ RMII_TXD1	•
<i>"</i>	AF10	SAIZ/4/TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	1	
ומאוס ודי ו סור כ מונסווומנט ומווסנוסווט (ססוונווומכט)	AF9	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/SPDIFRX	QUADSPI_ BK2_103	-
10110110	AF8	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX		
200	AF7	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	USART6_ TX	USART6_ CTS_NSS
and	AF6	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM	-	-
2 - 1 - 2	AF5	SP11/2/3/4/ 5/6/CEC	SP16_ MOSI	-
22	AF4	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM/CEC	1	-
	AF3	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM	-	-
	AF2	SAI1/TIM3/ 4/5/12/ HRTIM1	-	-
	AF1	TIM1/2/16/1 57/LPTIM1/ HRTIM1	LPTIM1_ ETR	
	AF0	SYS	TRACED1	-
		Port	D DC14	م PG15

577

DS12556 Rev 2 81/201

AF11 AF12 AF13 AF14	SAI2/4			ETH_MII_ FMC LCD_R0 CRS	I_ FMC LCD_R1	LCD_G4	FMC_ SDNWE	E1 DCML_D8 -	1 DCMI_D9 -	DCMI_ HSYNC LCD_R2	DCMI_D0 LCD_R3	DCMI_D1 LCD_R4	DCML_D2 LCD_R5	DCMI_D3 LCD_R6	- CD_G2	DCMI_D4 LCD_G3	DCML_D11 LCD_G4
AF11 AF12	SAI2/4 UARTY TIM8 SWPMI1/ SDMMC1/ SDMMC2/ DFSDM/ OTG1_FS/ OTG1_HS/ SDMMC2/ LCD LCD ETH		-	- FMC_ SDCKE0	- FMC_ SDNE0						DCMI_D0	DCMI_D1	DCMI_D2	DCMI_D3	-	DCMI_D4	DCMI_D11
AF11	SAI2/4/ 12/4/ TIM8/ UART7/ QUADS/2/ SWPM11/ SDMMC2/ DFSDM/ OTG1_HS/ SDMMC2/ OTG2_FS/ MDIOS/ LCD ETH			_		1	-MC_ DNWE	CIE	_								
	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD		1	ETH_MII_ CRS			S	FMC_ SDNE	FMC_ SDCKE1	FMC_D16	FMC_D17	FMC_D18	FMC_D19	FMC_D20	FMC_D21	FMC_D22	FMC_D23
					ETH_MII_ COL	1	ı	ETH_MII_ RXD2	ETH_MII_ RXD3	1			1	ı	1	1	
AF10	SAI4/ CAN1/2/ M13/14/ JADSPI/ FMC/ MMMC2/ LCD/		'	SAI2_SCK_	SAIZ_MCK _B	OTG_HS_ ULPI_NXT	1	1	1	1	ı	ı	ı	ı	1	ı	
AF9 SAI4/	E IS IS	ī	-	QUADSPI_ BK2_100	QUADSPI_ BK2_IO1	59 ⁻ CD	-	-	-	-			1	ī	FDCAN1_ TX	FDCAN1_ RX	FDCAN1_ TXFD_ MODE
Port H alternate functions AF6 AF7 AF8 AF SA SA SA	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX	ı	-	-	ı	1	ı	-					1	1	UART4_TX	UART4_RX	
H alterna	SP12/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	1	1	1	1	1	1	1			,	ı	ı	ı	•		
	SPI2/3/SAI1 /3/12C4/ UART4/ DFSDM	-	-	-	-	-	-	-	-	-				-	-	-	
Table 15.	SP11/2/3/4/ 5/6/CEC	-	-	-	-	-	SSN_3ISS	SPI5_SCK	SPI5_ MISO	•	-	-	-	-	-	-	•
AF4	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM/CEC		-	-		I2C2_SCL	I2C2_SDA	I2C2_SMBA	12C3_SCL	I2C3_SDA	I2C3_SMBA	I2C4_SMBA	12C4_SCL	I2C4_SDA	-	-	
AF3	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM	ı	ı	ı	1	ı	1	ı	1	1	,	-	-	ı	TIM8_ CH1N	TIM8_µCH 2N	TIM8_ CH3N
AF2	SA11/TIM3/ 4/5/12/ HRTIM1	-	-	-	-	-	-	TIM12_ CH1		TIM5_ETR	TIM12_ CH2	TIM5_CH1	TIM5_CH2	тім5_снз	-	-	
AF1	TIM1/2/16/1 7/LPTIM1/ HRTIM1			LPTIM1_IN2	-	-	-	-			•	-	-	-	-	-	•
AF0	SYS	ı	-	-		-		-	-	-		-	-	ı	-	-	
	Port	ЬНО	PH1	PH2	PH3	PH4	PH5	PH6	PH7	PH8	БН9	PH10	PH11	PH12	PH13	PH14	PH15



AF14	UART5/ LCD	35			EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT
		rcp_65	PCD_G6	LCD_G7	-	LCD_B4	LCD_B5	LCD_B6	LCD_B7	1	LCD_ VSYNC	LCD_ HSYNC	-	LCD_ HSYNC	LCD_ VSYNC	LCD_CLK	LCD_R0
AF13	TIM1/DCMI /LCD/ COMP	DCMI_D13	DCMI_D8	PCMI_D9	DCMI_D10	DCMI_D5	DCMI	DCMI_D6	DCMI_D7	1	-	-	-	-	-	-	1
AF12	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	FMC_D24	FMC_D25	FMC_D26	FMC_D27	FMC_NBL2	FMC_NBL3	FMC_D28	FMC_D29	1	FMC_D30	FMC_D31	-	-	-	-	
AF11	I2C4/ UART7/ SWPM11/ TIM18/ DFSDM/ SDMMC2/ MDIOS/ ETH	,	TIM8_BKIN 2_COMP12	-	-	TIM8_BKIN _COMP12	,	,	,		1	ETH_MII_ RX_ER	1	ETH_TX_ ER	1	1	1
AF10	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	1	-	-	-	SAI2_MCK _A	SAIZ_SCK_	SAIZ_SD_A	SAI2_FS_A	1		1	OTG_HS_ ULPI_DIR				
Ons	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX	FDCAN1_ RXFD_ MODE		-		-	-			1	FDCAN1_ RX	FDCAN1_ RXFD_ MODE	99 ⁻ G27	-	-	-	LCD_G2
16. Port I alternate functions	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX	ı			1	ı	1				UART4_RX	1	1	1	1	1	,
l alterna	SP12/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	ı			ı	1	ı	,	,	1	ı	ı	1	ı	ı	ı	1
16. Port	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM					-	-										
Table '	SP11/2/3/4/ 5/6/CEC	SPI2_NSS/ I2S2_WS	SPIZ_SCK/ I2SZ_CK	SPI2_ MISO/I2S2_ SDI	SPI2_ MOSI/IZS2_ SDO_	-	-	1	1	1	-	-	-	-	-	-	
AF4	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM/CEC			1	ı	1	1				1	ı	ı	1	1	ı	1
AE3	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM	1	TIM8_BKIN	TIM8_CH4	TIM8_ETR	TIM8_BKIN	TIM8_CH1	TIM8_CH2	TIM8_CH3		1	1	1	1	1	1	1
AF2	SA11/TIM3/ 4/5/12/ HRTIM1	TIM5_CH4		-	-	-	-			1	-	-	-	-	-	-	1
AF1	TIM1/2/16/1 7/LPTIM1/ HRTIM1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
AFO	SYS		-		1	1	ı				1	1	1	1	1	1	ı
	Port	PIO	PI1	PI2	PI3	PI4	PI5	PI6	Port I	PI8	PI9	P110	PI11	P112	PI13	PI14	PI15

47/

ble 17. Port J alternate functions

	AF15	SYS	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT	EVENT- OUT											
	AF14	UART5/ LCD	LCD_R1	LCD_R2	LCD_R3	LCD_R4	LCD_R5	LCD_R6	LCD_R7	LCD_G0	LCD_G1	LCD_G2	rop_63	LCD_G4	LCD_B0	LCD_B1	LCD_B2	LCD_B3
	AF13	TIM1/DCMI /LCD/ COMP	1	1	1	1	1	1	1	1	1	1	1	,	1		-	
	AF12	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	1	1	ı	1	1	Ī	ı	1	Ī	1	ı	ı	1	•	1	
	AF11	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM/ SDMMC2/ MDIOS/ ETH	ı	1	ı	1	1	ı	ı	1	ı	1	ı	ı	1	1	1	
	AF10	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1-HS/ OTG2_FS/ LCD	-	1	-	1	1	ī	-	1	ī	1	-	ı	1	-	-	
Suo	AF9	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX	LCD_R7	1	-	1		ī	-	1	ī	1	-	ı	rop_G3	LCD_B4	-	1
lable 17. Port 3 alternate functions	AF8	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX	1	1	ı	1		ı	ı	1	UART8_TX	UART8_RX	ı	1	1	1	1	,
J alterna	AF7	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	,	1	ı	1		ı	ı	1	ı	1	ı	,	1	,	1	1
7. Port	AF6	SPI2/3/SA11 /3/12C4/ UART4/ DFSDM	1		ı			ī	ı		ī		ı			ı	1	
lable	AF5	SP11/2/3/4/ 5/6/CEC	-	-	-	-	-	-	-	-	-	-	SPI5_ _SOM	SPI5_ MISO_	-	-	-	1
	AF4	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM/CEC	,	,	,	,	,	1	,	,	1	,	,	,	,	,	,	
	AF3	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM	1	1	-	1	-	-	тім8_сн2	TIM8_ CH2N	TIM8_CH1	TIM8_ CH1N	тім8_сн2	TIM8_ CH2N	1	-	-	,
	AF2	SA11/TIM3/ 4/5/12/ HRTIM1		1		1				1		1		1	1	-	-	
	AF1	TIM1/2/16/1 7/LPTIM1/ HRTIM1	-	-	-	-	-	-	-	-	TIM1_CH3N	TIM1_CH3	TIM1_CH2N	TIM1_CH2	-	-	-	
	AF0	SYS	1	1	-	1		-	-	TRGIN	-	1	-		TRGOUT	-		
		Port	PJO	PJ1	PJ2	PJ3	PJ4	PJ5	PJ6	PJ7	PJ8	PJ9	PJ10	PJ11	PJ12	PJ13	PJ14	PJ15



functions
alternate
Port K
ole 18.
쑱

AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10	AF3 AF4 AF5 AF6 AF7 AF8 AF9	AF4 AF5 AF6 AF7 AF8 AF9	AF5 AF6 AF7 AF8 AF9	6	6	AF8 AF9	AF9		AF10	-	AF11	AF12	AF13	AF14	AF15
TIM1/21/6/1 SAI1/TIM3	SAI1/TIM3	LPUART/ I2C1/2/3/4	SP1/2/3/4/ SP1/2/3/5/4 SP1/2/5/5/4 SP1/2/5/5/5/4 SP1/2/5/5/5/4 SP1/2/5/5/5/4 SP1/2/5/5/5/4 SP1/2/5/5/5/4 SP1/2/5/5/5/4 SP1/2/5/5/5/5/5/5/5/5/5/5/5/5/5/5/5/5/5/5/	SPI2/3/SA11 SPI2/3/6/ SPI6/SA12/ 1/3/12/3/ USART1/2 8LPUART4/5/ UART4/ 3/6/UART7/ SIDMMC1/ SDMMC1 SPDIFRX	SPI2/3/6/ SPI6/SAI2/ USART1/2/ 8/LPUART4/5/ 3/6/UART7/ SDMMC1/ SDMMC1 SPDIFRX	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX		SAI4/ FDCAN1/2/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX		SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/DCMI /LCD/ COMP	UART5/ LCD	SYS
TIM1_CH1N - TIM8_CH3 - SPI5_SCK	- ТІМ8_СН3	,	SPI5_SCK	SPI5_SCK			-	-		-	-	-	-	rcp_G5	EVENT- OUT
TIM1_CH1 - TIM8 - SPI6_NSS	1	1	- SSPI _S -NSS	- · · · SSN ⁻ SIdS							1			PCD_G6	EVENT- OUT
TIM1_BKIN - TIM8_BKIN		TIM8_BKIN				-	1			TIM8_BKIN _COMP12	TIM1_BKIN _COMP12	-		LCD_G7	EVENT- OUT
						-		•		-		-	-	LCD_B4	EVENT- OUT
	•	•						ı		-	-	-	-	LCD_B5	EVENT- OUT
							-			1	1	-	ī	PB_CD_	EVENT- OUT
								'				-	ı	LCD_B7	EVENT- OUT
							,			1		1	-	ga ⁻ aon	EVENT- OUT



6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of junction temperature, supply voltage and frequencies by tests in production on 100% of the devices with an junction temperature at $T_J = 25\,^{\circ}\text{C}$ and $T_J = T_{Jmax}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_J = 25 °C, V_{DD} = 3.3 V (for the 1.7 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean±2σ).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 7.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 8.





6.1.6 Power supply scheme

 $V_{D\underline{D50}USB}$ $V_{DD33USB}$ V_{DD33l} บรธิ V_{SS} IOs USB $V_{D\underline{D}LDO}$ regulator Core domain (V_{CORE}) Voltage regulator D3 domain (System l shifter D1 domain logic, EXTI, D2 domain (CPU, peripherals, Ю IOs RAM) Peripherals, (peripherals, Level logic RAM) RAM) Flash VDD domain HSI, CSI, HSI48, HSE, PLLs **VBAT** Backup domain charging Backup V_{BAT} V_{BAT} 1.2 to 3.6V regulator LSI, LSE, RTC, Wakeup Backup logic, backup BKUP Ю RAM registers, IOs logic Reset V_{REF} V_{SS} V_{DDA} Analog domain REF BUF ADC, DAC OPAMP, $\mathsf{V}_{\mathsf{REF}^+}$ Comparator V_{REF-} MSv46116V3

Figure 9. Power supply scheme

1. N corresponds to the number of VDD pins available on the package..

Caution:

Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} ...) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.

57/

DS12556 Rev 2 87/201

6.1.7 Current consumption measurement

IDD_VBAT VBAT VDD VDD VDDA

Figure 10. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 19: Voltage characteristics*, *Table 20: Current characteristics*, and *Table 21: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and the functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbols	Ratings	Min	Max	Unit
V _{DDX} - V _{SS}	External main supply voltage (including V_{DD} , V_{DDLDO} , V_{DDA} , $V_{DD33USB}$, V_{BAT})	-0.3	4.0	٧
	Input voltage on FT_xxx pins	V _{SS} -0.3	$\begin{array}{c} \text{Min}(\text{V}_{\text{DD}},\text{V}_{\text{DDA}},\\ \text{V}_{\text{DD33USB}},\text{V}_{\text{BAT}})\\ +4.0^{(3)(4)} \end{array}$	V
$V_{IN}^{(2)}$	Input voltage on TT_xx pins	V _{SS} -0.3	4.0	V
	Input voltage on BOOT0 pin	V _{SS}	9.0	V
	Input voltage on any other pins	V _{SS} -0.3	4.0	V
$ \Delta V_{DDX} $	Variations between different V_{DDX} power pins of the same domain	-	50	mV
V _{SSx} -V _{SS}	Variations between all the different ground pins	-	50	mV

Table 19. Voltage characteristics (1)

4. To sustain a voltage higher than 4V the internal pull-up/pull-down resistors must be disabled.

577

All main power (V_{DD}, V_{DDA}, V_{DD33USB}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} V_{IN} maximum must always be respected. Refer to *Table 57* for the maximum allowed injected current values.

This formula has to be applied on power supplies related to the IO structure described by the pin definition table.

Table 20. Current characteristics

Symbols	Ratings	Max	Unit
ΣIV_{DD}	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	620	
ΣIV _{SS}	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	620	
IV _{DD}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
IV _{SS}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
I _{IO}	Output current sunk by any I/O and control pin	20	
71	Total output current sunk by sum of all I/Os and control pins ⁽²⁾		mA
ΣI _(PIN)	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	140	
I _{INJ(PIN)} (3)(4)	Injected current on FT_xxx, TT_xx, RST and B pins except PA4, PA5		
	Injected current on PA4, PA5	-0/0	
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/Os and control pins) ⁽⁵⁾	±25	

- All main power (V_{DD}, V_{DDA}, V_{DD33USB}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supplies, in the permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- 3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer also to *Table 19: Voltage characteristics* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ∑I_{INJ(PIN)} is the absolute sum of the
 positive and negative injected currents (instantaneous values).

Table 21. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	- 65 to +150	°C
T _J	Maximum junction temperature	125	C



DS12556 Rev 2 89/201

6.3 Operating conditions

6.3.1 General operating conditions

Table 22. General operating conditions

Symbol	Paramete	er	Operating conditions	Min	Max	Unit
V_{DD}	Standard operating	g voltage	-	1.62 ⁽¹⁾	3.6	
V _{DDLDO}	Supply voltage for the in	ternal regulator	V _{DDLDO} ≤ V _{DD}	1.62 ⁽¹⁾	3.6	
\/	Standard operating volta	ao IISP domain	USB used	3.0	3.6	
V _{DD33USB}	Standard operating voita	ge, OSB domain	USB not used	0	3.6	
			ADC or COMP used	1.62		
			DAC used	1.8		
			OPAMP used	2.0		
V_{DDA}	Analog operating	y voltage	VREFBUF used	1.8	3.6	V
			ADC, DAC, OPAMP, COMP, VREFBUF not used	0		
			TT_xx I/O	-0.3	V _{DD} +0.3	
.,			воото	0	9	
V _{IN}	I/O Input vol	tage	All I/O except BOOT0 and TT_xx	-0.3	Min(V _{DD} , V _{DDA} , V _{DD33USB})+3.6V < 5.5V ⁽²⁾⁽³⁾	
	TFBGA240+25		-	-	1093	
P_{D}	Power dissipation at $T_A = 85$ °C for suffix $6^{(4)}$	UFBGA176+25	-	-	1070	mW
	, A	LQFP100	-	-	889	
TA	Ambient temperature for	Maximum power	dissipation	-40	85	°C
IA	the suffix 6 version	Low-power dissi	pation ⁽⁵⁾	-40	105	
TJ	Junction temperature range	Suffix 6 version		-40	125	°C

^{1.} When RESET is released functionality is guaranteed down to $\rm V_{\rm BOR0}\,min$

^{2.} This formula has to be applied on power supplies related to the IO structure described by the pin definition table.

^{3.} For operation with voltage higher than Min (V_{DD}, V_{DDA}, V_{DD33USB}) +0.3V, the internal Pull-up and Pull-Down resistors must be disabled.


^{4.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} (see Section 7.4: Thermal characteristics).

In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 7.4: Thermal characteristics).

6.3.2 VCAP external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor C_{EXT} to the VCAP pin. C_{EXT} is specified in *Table 23*. Two external capacitors can be connected to VCAP pins.

Figure 11. External capacitor C_{EXT}



1. Legend: ESR is the equivalent series resistance.

Table 23. VCAP operating conditions⁽¹⁾

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	2.2 μF
ESR	ESR of external capacitor	< 100 mΩ

When bypassing the voltage regulator, the two 2.2 μF V_{CAP} capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

6.3.3 Operating conditions at power-up / power-down

Subject to general operating conditions for T_A.

Table 24. Operating conditions at power-up / power-down (regulator ON)

Symbol	Parameter	Min	Max	Unit
t	V _{DD} rise time rate	0	œ	
t _{VDD}	V _{DD} fall time rate	10	∞	
+	V _{DDA} rise time rate	0	∞	пеγγ
t _{VDDA}	V _{DDA} fall time rate	10	∞	µs/V
+	V _{DDUSB} rise time rate	0	∞	
^T VDDUSB	V _{DDUSB} fall time rate	10	8	

5

DS12556 Rev 2 91/201

6.3.4 Embedded reset and power control block characteristics

The parameters given in *Table 25* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*.

Table 25. Reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{RSTTEMPO} ⁽¹⁾	Reset temporization after BOR0 released	-	-	377	-	μs
	Drawn aut roast throabald O	Rising edge ⁽¹⁾	1.62	1.67	1.71	
V _{BOR0}	Brown-out reset threshold 0	Falling edge	1.58	1.62	1.68	
V	Drown out roast throshold 1	Rising edge	2.04	2.10	2.15	
V _{BOR1}	Brown-out reset threshold 1	Falling edge	1.95	2.00	2.06	
V	Drown out roast throshold 2	Rising edge	2.34	2.41	2.47	
V _{BOR2}	Brown-out reset threshold 2	Falling edge	2.25	2.31	2.37	
V	Brown-out reset threshold 3	Rising edge	2.63	2.70	2.78	
V _{BOR3}	Brown-out reset timeshold 3	Falling edge	2.54	2.61	2.68	
V	Programmable Voltage	Rising edge	1.90	1.96	2.01	
V _{PVD0}	Detector threshold 0	Falling edge	1.81	1.86	1.91	
V	Programmable Voltage	Rising edge	2.05	2.10	2.16	V
V _{PVD1}	Detector threshold 1	Falling edge	1.96	2.01	2.06	V
V	Programmable Voltage	Rising edge	2.19	2.26	2.32	
V _{PVD2}	Detector threshold 2	Falling edge	2.10	2.15	2.21	
V	Programmable Voltage	Rising edge	2.35	2.41	2.47	
V _{PVD3}	Detector threshold 3	Falling edge	2.25	2.31	2.37	
V	Programmable Voltage	Rising edge	2.49	2.56	2.62	
V_{PVD4}	Detector threshold 4	Falling edge	2.39	2.45	2.51	
V	Programmable Voltage	Rising edge	2.64	2.71	2.78	
V _{PVD5}	Detector threshold 5	Falling edge	2.55	2.61	2.68	
V	Programmable Voltage	Rising edge	2.78	2.86	2.94	
V _{PVD6}	Detector threshold 6	Falling edge in Run mode	2.69	2.76	2.83	
V _{hyst_BOR_PVD}	Hysteresis voltage of BOR (unless BOR0) and PVD	Hysteresis in Run mode	-	100	-	mV
I _{DD_BOR_PVD} ⁽¹⁾	${ m BOR}^{(2)}$ (unless BOR0) and PVD consumption from ${ m V}_{ m DD}$	-	-		0.630	μΑ



Symbol **Parameter Conditions** Min Тур Max Unit Rising edge 1.66 1.71 1.76 Analog voltage detector for V_{AVM_0} V_{DDA} threshold 0 1.56 Falling edge 1.61 1.66 Rising edge 2.06 2.12 2.19 Analog voltage detector for $V_{AVM 1}$ V_{DDA} threshold 1 Falling edge 1.96 2.02 2.08 ٧ Rising edge 2.42 2.50 2.58 Analog voltage detector for V_{AVM 2} V_{DDA} threshold 2 Falling edge 2.35 2.42 2.49 Rising edge 2.74 2.83 2.91 Analog voltage detector for $V_{AVM 3}$ V_{DDA} threshold 3 Falling edge 2.64 2.72 2.80 Hysteresis of V_{DDA} voltage 100 mV V_{hyst_VDDA} detector PVM consumption from 0.25 μΑ I_{DD PVM} $V_{DD(1)}$ Voltage detector Resistor bridge 2.5 μΑ I_{DD_VDDA} consumption on $V_{DDA}^{(1)}$

Table 25. Reset and power control block characteristics (continued)

6.3.5 Embedded reference voltage

The parameters given in *Table 26* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*.

Symbol Parameter Conditions Min

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltages	-40°C < TJ < 105°C, V _{DD} = 3.3 V	1.180	1.216	1.255	V
t _{S_vrefint} ⁽¹⁾⁽²⁾	ADC sampling time when reading the internal reference voltage	-	4.3	-	-	116
t _{S_vbat} ⁽¹⁾⁽²⁾	VBAT sampling time when reading the internal VBAT reference voltage	-	9	-	-	μs
I _{refbuf} ⁽²⁾	Reference Buffer consumption for ADC	V _{DDA} =3.3 V	9	13.5	23	μA
ΔV _{REFINT} ⁽²⁾	Internal reference voltage spread over the temperature range	-40°C < T _J < 105°C	-	5	15	mV
T _{coeff} ⁽²⁾	Average temperature coefficient	Average temperature coefficient	-	20	70	ppm/°C
V _{DDcoeff} ⁽²⁾	Average Voltage coefficient	3.0V < V _{DD} < 3.6V	-	10	1370	ppm/V



DS12556 Rev 2 93/201

^{1.} Guaranteed by design.

^{2.} BOR0 is enabled in all modes and its consumption is therefore included in the supply current characteristics tables (refer to Section 6.3.6: Supply current characteristics).

Table 26.	Embedded	reference	voltage	(continued)
-----------	----------	-----------	---------	-------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT_DIV1}	1/4 reference voltage	-	-	25	-	2,
V _{REFINT_DIV2}	1/2 reference voltage	-	-	50	-	% V _{REFINT}
V _{REFINT_DIV3}	3/4 reference voltage	-	-	75	-	INLFIINI

- 1. The shortest sampling time for the application can be determined by multiple iterations.
- Guaranteed by design.

Table 27. Internal reference voltage calibration values

Symbol	Parameter	Memory address
V _{REFIN_CAL}	Raw data acquired at temperature of 30 °C, V _{DDA} = 3.3 V	1FF1E860 - 1FF1E861

6.3.6 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 10: Current consumption measurement scheme*.

All the run-mode current consumption measurements given in this section are performed with a CoreMark code.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode.
- All peripherals are disabled except when explicitly mentioned.
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f_{ACLK} frequency (refer to the table "Number of wait states according to CPU clock (f_{rcc c ck}) frequency and V_{CORE} range" available in the reference manual).
- When the peripherals are enabled, the AHB clock frequency is the CPU frequency divided by 2 and the APB clock frequency is AHB clock frequency divided by 2.

The parameters given in *Table 28* to *Table 36* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*.

Table 28. Typical and maximum current consumption in Run mode, code with data processing running from ITCM, regulator $\mathsf{ON}^{(1)}$

				£			Ма	x ⁽²⁾										
Symbol	Parameter	Conditions		f _{rcc_c_ck} (MHz)	Тур	T _J = 25°C	T _J = 85°C	T _J = 105°C	T _J = 125°C	unit								
			VOS1	400	71	110	210	290	540									
			VO31	300	56	-	-	-	-									
				300	50	72	170	230	370									
		V	VOS2	216	37	58	150	210	380									
		All		200	35.5	-	-	-	-									
		peripherals disabled		200	33	50	130	190	300									
				180	30	47	130	180	290									
	Supply current in Run		VOS3	168	28	45	130	180	290	m A								
I _{DD}	mode		V033	144	25	41	120	180	290	mA								
													60	13	28	110	160	280
				25	10	24	99	160	270									
			VOS1	400	165	220 ⁽³⁾	400	500 ⁽³⁾	840									
	All	VU31	300	130	-	-	-	-										
		peripherals	VOS2	300	120	170	300	390	570									
		enabled	VU32	200	83	-	-	-	-									
			VOS3	200	78	110	220	300	470									

^{1.} Data are in DTCM for best computation performance, cache has no influence on consumption in this case.

^{2.} Guaranteed by characterization results unless otherwise specified.

^{3.} Guaranteed by test in production.

Table 29. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory, cache ON, regulator ON

		inning ironi				, 0		x ⁽¹⁾		
Symbol	Parameter	Conditions		f _{rcc_c_ck} (MHz)	Тур	T _J = 25°C	T _J = 85°C	T _J = 105°C	T _J = 125°C	unit
			VOS1	400	105	160	310	420	750	
			V 001	300	55	-	-	-	-	
				300	50	72	160	230	370	
			VOS2	216	38	-	-	-	-	
		All		200	36	-	-	-	-	
		peripherals disabled		200	33	50	130	190	300	
			VOS3	180	30	-	-	-	-	
	Supply current in Run			168	29	-	-	-	-	mA
I _{DD}	mode			144	26	-	-	-	-	IIIA
				60	14	-	-	-	-	
				25	14	-	-	-	-	
			VOS1	400	160	220	400	500	750	
	All	VO31	300	130	-	-	-	-		
	All peripherals enabled	peripherals	VOS2	300	120	160	300	390	560	
		VU32	200	81	-	-	-	-		
			VOS3	200	77	110	220	300	460	

^{1.} Guaranteed by characterization results unless otherwise specified.

Table 30. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory, cache OFF, regulator ON

		Conditions		£						
Symbol	Parameter			f _{rcc_c_ck} (MHz)	Тур	T _J = 25°C	T _J = 85°C	T _J = 105°C	T _J = 125°C	unit
		All	VOS1	400	73	110	220	290	540	
		peripherals	VOS2	300	52	75	170	230	370	
	Supply current in Run	disabled	VOS3	200	34	52	130	190	300	mA
IDD	mode	All	VOS1	400	135	190	360	470	730	IIIA
		peripherals	VOS2	300	100	150	270	370	550	
		enabled	VOS3	200	70	100	210	300	460	

^{1.} Guaranteed by characterization results.

Table 31. Typical consumption in Run mode and corresponding performance versus code position

Symbol	Parameter	Conditi	ons	f _{rcc_c_ck}	CoreMark	Typ	Unit	IDD/	Unit
Symbol	Parameter	Peripheral	Code	(MHz)	Coreiviark	Тур	Offic	CoreMark	Onit
			ITCM	400	2012	71		35	
		All	FLASH A	400	2012	105		52	
		peripherals disabled, cache ON	AXI SRAM	400	2012	105		52	
			SRAM1	400	2012	105		52	μΑ/ CoreMark
	Supply current		SRAM4	400	2012	105	mA	52	
I _{DD}	in Run mode		ITCM	400	2012	71	IIIA	35	
	All peripherals disabled cache OFF	peripherals disabled	FLASH A	400	593	70.5		119	
			AXI SRAM	400	344	70.5		205	
			SRAM1	400	472	74.5		158	
		SRAM4	400	432	72		167		

Table 32. Typical current consumption batch acquisition mode

Symbol	Parameter	Condition	s	f _{rcc_ahb_ck(AHB4)} (MHz)	Тур	unit
I _{DD}	Supply current in batch acquisition	D1Standby, D2Standby, D3Run	VOS3	64	6.5	mA
	mode		VOS3	64	12	

Table 33. Typical and maximum current consumption in Sleep mode, regulator ON

				f						
Symbol	Parameter	Condition	ions rcc_c_ck (MHz)		Тур	T _J = 25°C	T _J = 85°C	T _J = 105°C	T _J = 125°C	unit
			VOS1	400	31.0	64	220	330	660	
	Supply All	All	V031	300	24.5	57	210	330	650	
I _{DD(Sleep)}	current in	peripherals	VOS2	300	22.0	48	180	270	500	mA
	Sleep mode disabled	disabled	V032	200	17.0	42	170	270	490	
			VOS3	200	15.5	37	150	230	400	

^{1.} Guaranteed by characterization results.



DS12556 Rev 2 97/201

Table 34. Typical and maximum current consumption in Stop mode, regulator ON

					-	Ma	x ⁽¹⁾			
Symbol	Parameter	Conditi	Conditions		T _J = 25°C	T _J = 85°C	T _J = 105°C	T _J = 125°C	unit	
		Flash	SVOS5	1.4	7.2 ⁽²⁾	49	75 ⁽²⁾	140		
		memory in low-power	SVOS4	1.95	11	66	110	200		
	D1Stop, D2Stop, D3Stop	mode, no IWDG	SVOS3	2.85	16 ⁽²⁾	91	150 ⁽²⁾	240		
	D3Stop	Flash	SVOS5	1.65	7.2	49	75	140		
			memory ON,	SVOS4	2.2	11	66	110	180	
		no IWDG	SVOS3	3.15	16	91	150	300		
	D1Stop, D2Standby,	Flash memory OFF, no IWDG	SVOS5	0.99	5.1	35	60	97		
			SVOS4	1.4	7.5	47	79	130		
I _{DD(Stop)}			SVOS3	2.05	12	64	110	170	mA	
	D3Stop	Flash	SVOS5	1.25	5.5	35	61	98		
		memory ON,	SVOS4	1.65	7.8	47	80	130		
		no IWDG	SVOS3	2.3	12	65	110	170		
	D1Standby,		SVOS5	0.57	3	21	36	57		
	D2Stop, D3Stop D1Standby, D2Standby,		SVOS4	0.805	4.5	27	47	74		
		Flash OFF,	SVOS3	1.2	6.7	37	63	99		
		D1Standby, D2Standby,	SVOS5	0.17	1.1 ⁽²⁾	8	13 ⁽²⁾	20		
				SVOS4	0.245	1.5	11	17	26	
	D3Stop		SVOS3	0.405	2.4 ⁽²⁾	15	23 ⁽²⁾	35		

^{1.} Guaranteed by characterization results.

Table 35. Typical and maximum current consumption in Standby mode

		Conditions		Typ ⁽³⁾			Max (3 V) ⁽¹⁾					
Symbol	Parameter	Backup SRAM	RTC & LSE	1.62 V	2.4 V	3 V	3.3 V	T _J = 25°C	T _J = 85°C	T _J = 105°C	T _J = 125°C	Unit
Cummlu	OFF	OFF	1.8	1.9	1.95	2.05	4 ⁽²⁾	18 ⁽³⁾	40 ⁽²⁾	90 ⁽³⁾		
I _{DD}	Supply current in	ON	OFF	3.4	3.4	3.5	3.7	8.2 ⁽³⁾	47 ⁽³⁾	83 ⁽³⁾	141 ⁽³⁾	
(Standby)		OFF	ON	2.4	3.5	3.86	4.12	-	-	-	-	μA
mode	ON	ON	3.95	5.1	5.46	5.97	-	-	-	-		

The maximum current consumption values are given for PDR OFF (internal reset OFF). When the PDR is OFF (internal reset OFF), the current consumption is reduced by $1.2~\mu A$ compared to PDR ON.



^{2.} Guaranteed by test in production.

^{2.} Guaranteed by test in production.

^{3.} Guaranteed by characterization results.

	Conditions		Тур ⁽¹⁾			Max (3 V)						
Symbol	Parameter	Backup SRAM	RTC & LSE	1.2 V	2 V	3 V	3.4 V	T _J = 25°C	T _J = 85°C	T _J = 105°C	T _J = 125°C	Unit
Cupply	OFF	OFF	0.024	0.035	0.062	0.096	0.5 ⁽¹⁾	4.1 ⁽¹⁾	10 ⁽¹⁾	24 ⁽¹⁾		
I _{DD}	Supply current in	ON	OFF	1.4	1.6	1.8	1.8	4.4 ⁽¹⁾	22 ⁽¹⁾	48 ⁽¹⁾	87 ⁽¹⁾	μA
(VBAT)	standby mode	OFF	ON	0.24	0.45	0.62	0.73	-	-	-	-	μΑ
	mode	ON	ON	1.97	2.37	2.57	2.77	-		-	-	

Table 36. Typical and maximum current consumption in VBAT mode

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate a current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 58: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

An additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid a current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 37: Peripheral current consumption in Run mode*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDx} \times f_{SW} \times C_{L}$$

where

 $\rm I_{SW}$ is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DDx} is the MCU supply voltage f_{SW} is the I/O switching frequency

 C_I is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT}$

57

DS12556 Rev 2 99/201

^{1.} Guaranteed by characterization results.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

On-chip peripheral current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- The I/O compensation cell is enabled.
- f_{rcc_c_ck} is the CPU clock. f_{PCLK} = f_{rcc_c_ck}/4, and f_{HCLK} = f_{rcc_c_ck}/2.
 The given value is calculated by measuring the difference of current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
 - $\qquad f_{\text{rcc_c_ck}} = 400 \text{ MHz (Scale 1), } f_{\text{rcc_c_ck}} = 300 \text{ MHz (Scale 2),} \\ f_{\text{rcc_c_ck}} = 200 \text{ MHz (Scale 3)}$
- The ambient operating temperature is 25 $^{\circ}$ C and V_{DD}=3.3 V.

57

Table 37. Peripheral current consumption in Run mode

	Na winda awal		I _{DD} (Typ)		I Imit
	Peripheral	VOS1	VOS2	VOS3	Unit
	MDMA	8.3	7.6	7	
	DMA2D	21	20	18	
	JPEG	24	23	21	
	FLASH	9.9	9	8.3	
	FMC registers	0.9	0.9	0.8	
	FMC kernel	6.1	5.5	5.3	
	QUADSPI registers	1.5	1.4	1.3	
AHB3	QUADSPI kernel	0.9	0.8	0.7	
	SDMMC1 registers	8	7.2	6.8	
	SDMMC1 kernel	2.4	2	1.8	
	DTCM1	5.7	5	4.5	
	DTCM2	5.5	4.8	4.3	
	ITCM	3.2	2.9	2.6	
	D1SRAM1	7.6	6.8	6.1	
	Bridge AHB3	7.5	6.8	6.3	μΑ/MHz
	DMA1	1.1	1	1	μΑνίνιι ιΖ
	DMA2	1.7	1.4	1.1	
	ADC1/2 registers	3.9	3.2	3.1	
	ADC1/2 kernel	0.9	0.8	0.7	
	ART	5.5	4.5	4.2	
	ETH1MAC				
	ETH1TX	16	14	13	
ALIDA	ETH1RX				
AHB1	USB1OTG registers	15	14	13	
	USB1OTG kernel	-	8.5	8.5	
	USB1ULPI	0.3	0.3	0.1	
	USB2OTG registers	15	13	12	
	USB2OTG kernel	-	8.6	8.6	
	USB2ULPI	16	16	16	
	Bridge AHB1	10	9.6	8.6	



DS12556 Rev 2 101/201

Table 37. Peripheral current consumption in Run mode (continued)

	lawin barral		I _{DD} (Typ)		I I mid
	eripheral	VOS1	VOS2	VOS3	Unit
	DCMI	1.7	1.7	1.7	
	CRYPT	0.1	0.1	0.1	
	HASH	0.1	0.1	0.1	
	RNG registers	1.8	1.4	1.2	
	RNG kernel	-	9.6	9.6	
AHB2	SDMMC2 registers	13	12	11	
	SDMMC2 kernel	2.7	2.5	2.4	
	D2SRAM1	3.3	3.1	2.8	
	D2SRAM2	2.9	2.7	2.5	
	D2SRAM3	1.9	1.8	1.7	
	Bridge AHB2	0.1	0.1	0.1	
	GPIOA	1.1	1	0.9	
	GPIOB	1	0.9	0.9	
	GPIOC	1.4	1.3	1.3	μΑ/MHz
	GPIOD	1.1	1	0.9	
	GPIOE	1	0.9	0.8	
	GPIOF	0.9	0.8	0.8	
	GPIOG	0.9	0.7	0.7	
	GPIOH	1	0.9	0.9	
AHB4	GPIOI	0.9	0.9	0.8	
	GPIOJ	0.9	0.8	0.8	
	GPIOK	0.9	0.8	0.7	
	CRC	0.5	0.4	0.4	
	BDMA	6.2	5.8	5.5	
	ADC3 registers	1.8	1.7	1.7	
	ADC3 kernel	0.1	0.1	0.1	
	Backup SRAM	1.9	1.8	1.8	
	Bridge AHB4	0.1	0.1	0.1	
	LCD-TFT	12	11	10	
	WWDG1	0.5	0.4	0.3	
APB3	Bridge APB3	0.5	0.2	0.1	μA/MHz



Table 37. Peripheral current consumption in Run mode (continued)

_	Na winda awal		I _{DD} (Typ)		Unit
-	Peripheral	VOS1	VOS2	VOS3	
	TIM2	3.5	3.2	2.9	
	TIM3	3.4	3.1	2.7	
	TIM4	2.7	2.5	1.9	
	TIM5	3.2	2.9	2.5	
	TIM6	1	0.8	0.7	
	TIM7	1	0.9	0.7	
	TIM12	1.7	1.5	1.2	
	TIM13	1.5	1.3	1	
	TIM14	1.4	1.3	0.9	
	LPTIM1 registers	0.7	0.6	0.5	
	LPTIM1 kernel	2.3	2.1	1.9	
	WWDG2	0.6	0.4	0.4	
APB1	SPI2 registers	1.8	1.5	1.2	μΑ/MHz
	SPI2 kernel	0.6	0.5	0.5	
	SPI3 registers	1.5	1.3	1.1	
	SPI3 kernel	0.6	0.5	0.5	
	SPDIFRX registers	0.6	0.5	0.3	
	SPDIFRX kernel	2.9	2.4	2.4	
	USART2 registers	1.4	1.3	1	
	USART2 kernel	4.7	4.1	4	
	USART3 registers	1.4	1.3	1	
	USART3 kernel	4.2	3.8	3.5	
	UART4 registers	1.5	1.1	1	
	UART4 kernel	3.7	3.6	3.2	



DS12556 Rev 2 103/201

Table 37. Peripheral current consumption in Run mode (continued)

D	eripheral		I _{DD} (Typ)		Unit
P	eriprierai	VOS1	VOS2	VOS3	
	UART5 registers	1.4	1.4	1	
	UART5 kernel	3.6	3.2	3.1	
	I2C1 registers	0.8	0.8	0.6	
	I2C1 kernel	2	1.8	1.7	
	I2C2 registers	0.7	0.7	0.4	
	I2C2 kernel	1.9	1.7	1.6	
	I2C3 registers	0.9	0.7	0.6	
	I2C3 kernel	2.1	1.9	1.9	
	HDMI-CEC registers	0.5	0.3	0.3	
	DAC1/2	1.4	1.1	0.9	
APB1	USART7 registers	1.9	1.8	1.3	
(continued)	USART7 kernel	4	3.5	3.3	μA/MHz
	USART8 registers	1.6	1.5	1.2	
	USART8 kernel	4	3.6	3.3	
	CRS	3.4	3.1	2.9	
	SWPMI registers	2.3	2	2	
	SWPMI kernel	0.1	0.1	0.1	
	OPAMP	0.5	0.4	0.4	
	MDIO	2.7	2.4	2.3	
	FDCAN registers	16	15	14	
	FDCAN kernel	7.8	7.6	7.1	
	Bridge APB1	0.1	0.1	0.1	

Table 37. Peripheral current consumption in Run mode (continued)

D	eripheral		I _{DD} (Typ)		- Unit
	eripnerai	VOS1	VOS2	VOS3	Unit
	TIM1	5.1	4.8	4.3	
	TIM8	5.4	4.9	4.6	
	USART1 registers	2.7	2.6	2.5	
	USART1 kernel	0.1	0.1	0.1	
	USART6 registers	2.6	2.5	2.5	
	USART6 kernel	0.1	0.1	0.1	
	SPI1 registers	1.8	1.6	1.6	
	SPI1 kernel	1	0.8	0.6	
	SPI4 registers	1.6	1.5	1.5	
	SPI4 kernel	0.5	0.4	0.4	
	TIM15	3.1	2.8	2.7	
	TIM16	2.4	2.1	2.1	
APB2	TIM17	2.2	2	1.9	μΑ/MHz
	SPI5 registers	1.8	1.7	1.7	
	SPI5 kernel	0.6	0.5	0.3	
	SAI1 registers	1.5	1.4	1.4	
	SAI1 kernel	2	1.7	1.5	
	SAI2 registers	1.5	1.5	1.3	
	SAI2 kernel	2.2	1.9	1.8	
	SAI3 registers	1.8	1.6	1.6	
	SAI3 kernel	2.5	2.3	2.1	
	DFSDM1 registers	6	5.4	5.2	
	DFSDM1 kernel	0.9	0.8	0.7	
	HRTIM	40	37	35	
	Bridge APB2	0.1	0.1	0.1	



DS12556 Rev 2 105/201

Table 37. Peripheral current consumption in Run mode (continued)

	Dawimh awal		I _{DD} (Typ)		Unit
·	Peripheral	VOS1	VOS2	VOS3	Onit
	SYSCFG	1	0.7	0.7	
	LPUART1 registers	1.1	1.1	1.1	
	LPUART1 kernel	2.6	2.4	2.1	
	SPI6 registers	1.6	1.5	1.4	
	SPI6 kernel	0.2	0.2	0.2	
	I2C4 registers	0.1	0.1	0.1	
	I2C4 kernel	2.4	2.1	2	
	LPTIM2 registers	0.5	0.5	0.5	
	LPTIM2 kernel	2.3	2.1	1.8	
	LPTIM3 registers	0.5	0.5	0.5	
APB4	LPTIM3 kernel	2	2.1	1.5	μΑ/MHz
	LPTIM4 registers	0.5	0.5	0.5	
	LPTIM4 kernel	2	2	1.9	
	LPTIM5 registers	0.5	0.5	0.5	
	LPTIM5 kernel	2	1.8	1.5	
	COMP1/2	0.7	0.5	0.5	
	VREFBUF	0.6	0.4	0.4	
	RTC	1.2	1.1	1.1	
	SAI4 registers	1.6	1.5	1.4	
	SAI4 kernel	1.3	1.3	1.2	
	Bridge APB4	0.1	0.1	0.1	

Table 38. Peripheral current consumption in Stop, Standby and VBAT mode

Symbol	Parameter	Conditions	Тур	Unit	
Symbol	Farameter	Conditions	3 V	J.III	
	RTC+LSE low drive	-	2.32		
laa	RTC+LSE medium- low drive	-	2.4	μA	
I _{DD}	RTC+LSE medium- high drive	-	2.7	μΛ	
	RTC+LSE High drive	-	3		



6.3.7 Wakeup time from low-power modes

The wakeup times given in *Table 39* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wakeup event is WFE.
- WKUP (PC1) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and V_{DD} =3.3 V.

Table 39. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
t _{WUSLEEP} (2)	Wakeup from Sleep	-	9	10	CPU clock cycles
		VOS3, HSI, Flash memory in normal mode	4.4	5.6	
		VOS3, HSI, Flash memory in low-power mode	12	15	
		VOS4, HSI, Flash memory in normal mode	15	20	
		VOS4, HSI, Flash memory in low-power mode	23	28	
		VOS5, HSI, Flash memory in normal mode	30	71	
t _{WUSTOP} ⁽²⁾	Wakeup from Stop	VOS5, HSI, Flash memory in low-power mode	38	47	
'WUSTOP' '		VOS3, CSI, Flash memory in normal mode	27	37	
		VOS3, CSI, Flash memory in low power mode	36	50	μs
		VOS4, CSI, Flash memory in normal mode	38	48	
		VOS4, CSI, Flash memory in low-power mode	47	61	
		VOS5, CSI, Flash memory in normal mode	52	64	
		VOS5, CSI, Flash memory in low-power mode	62	77	
. (2)	Wakeup from Stop,	VOS3, HSI, Flash memory in normal mode	2.6	3.4	
t _{WUSTOP2} ⁽²⁾	clock kept running	VOS3, CSI, Flash memory in normal mode	26	36	
t _{WUSTDBY} ⁽²⁾	Wakeup from Standby mode	-	390	500	

^{1.} Guaranteed by characterization results.



DS12556 Rev 2 107/201

^{2.} The wakeup times are measured from the wakeup event to the point in which the application code reads the first instruction.

6.3.8 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O.


The external clock signal has to respect the *Table 58: I/O static characteristics*. However, the recommended clock input waveform is shown in *Figure 12*.

Table 40. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency	4	25	50	MHz
V_{SW} $(V_{HSEH}-V_{HSEL})$	OSC_IN amplitude	0.7V _{DD}	-	V_{DD}	V
V_{DC}	OSC_IN input voltage	V_{SS}	-	0.3V _{SS}	
t _{W(HSE)}	OSC_IN high or low time	7	-	-	ns

^{1.} Guaranteed by design.

Figure 12. High-speed external clock source AC timing diagram



Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *Table 58: I/O static characteristics*. However, the recommended clock input waveform is shown in *Figure 13*.

Table 41. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency	-	-	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage	-	0.7 V _{DDIOx}	-	V_{DDIOx}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V_{SS}	-	0.3 V _{DDIOx}	
$t_{w(LSEH)}$ $t_{w(LSEL)}$	OSC32_IN high or low time	-	250	-	-	ns

^{1.} Guaranteed by design.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Figure 13. Low-speed external clock source AC timing diagram **VLSEH** 90% V_{LSEL} tW(LSE) tr(LSE) tf(LSE) -tW(LSE) TLSE $fLSE_ext$ External OSC32 IN clock source STM32 ai17529b

DS12556 Rev 2 109/201

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 42*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Operating conditions ⁽²⁾	Min	Тур	Max	Unit
F	Oscillator frequency	-	4	-	48	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
		During startup ⁽³⁾	-	-	4	
	HSE current consumption	V_{DD} =3 V, Rm=30 Ω C_L =10pF@4MHz	-	0.35	-	
		V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 8 MHz	-	0.40	-	
I _{DD(HSE)}		V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 16 MHz	-	0.45	-	mA
		V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 32 MHz	-	0.65	-	
		V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 48 MHz		0.95	-	
Gm _{critmax}	Maximum critical crystal gm	Startup	-	-	1.5	mA/V
t _{SU} ⁽⁴⁾	Start-up time	V _{DD} is stabilized	-	2	-	ms

Table 42. 4-48 MHz HSE oscillator characteristics⁽¹⁾

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typical), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 14*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . The PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.



Guaranteed by design.

^{2.} Resonator characteristics given by the crystal/ceramic resonator manufacturer.

^{3.} This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time.

^{4.} t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.




Figure 14. Typical application with an 8 MHz crystal

R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 43*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 43. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Operating conditions ⁽²⁾	Min	Тур	Max	Unit
F	Oscillator frequency	-	-	32.768	-	kHz
		LSEDRV[1:0] = 00, Low drive capability	-	290	-	
I _{DD}	LSE current	LSEDRV[1:0] = 01, Medium Low drive capability	-	390	-	nA
	consumption	LSEDRV[1:0] = 10, Medium high drive capability	-	550	-	IIA
		LSEDRV[1:0] = 11, High drive capability	-	900	-	
		LSEDRV[1:0] = 00, Low drive capability	-	-	0.5	
Cm	Maximum critical crystal	LSEDRV[1:0] = 01, Medium Low drive capability	-	-	0.75	
Gm _{critmax}	gm	LSEDRV[1:0] = 10, Medium high drive capability	-	-	1.7	- μΑ/V
		LSEDRV[1:0] = 11, High drive capability	-	-	2.7	
t _{SU} ⁽³⁾	Startup time	VDD is stabilized	-	2	-	S

Guaranteed by design.

57

DS12556 Rev 2 111/201

^{2.} Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers.

t_{SU} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768k Hz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 15. Typical application with a 32.768 kHz crystal

1. An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

6.3.9 Internal clock source characteristics

The parameters given in *Table 44* and *Table 47* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*.

48 MHz high-speed internal RC oscillator (HSI48)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI48}	HSI48 frequency	V _{DD} =3.3 V, TJ=30 °C	47.7 ⁽¹⁾	48	48.3 ⁽¹⁾	MHz
TRIM ⁽²⁾	USER trimming step	-	-	0.17	-	%
USER TRIM COVERAGE ⁽³⁾	USER TRIMMING Coverage	± 32 steps	-	±5.45	-	%
DuCy(HSI48) ⁽²⁾	Duty Cycle	-	45	-	55	%
ACCHSI48_REL ⁽³⁾	Accuracy of the HSI48 oscillator over temperature (factory calibrated)	V_{DD} =1.62 to 3.6 V, T_{J} =-40 to 125 °C	-4.5	-	3.5	%
DVDD(HSI48) ⁽³⁾	HSI48 oscillator frequency drift with	V _{DD} =3 to 3.6 V	ı	0.025	0.05	%
	$V_{DD}^{(4)}$	V _{DD} =3.3 V, TJ=30 °C 47.7 ⁽¹⁾ 48 48.3 ⁽¹⁾ Step	/0			
t _{su(HSI48)} ⁽²⁾	HSI48 oscillator start-up time	-	-	2.1	3.5	μs
I _{DD(HSI48)} ⁽²⁾	HSI48 oscillator power consumption	-	ı	350	400	μA
N _T jitter	Next transition jitter Accumulated jitter on 28 cycles ⁽⁵⁾	-	ı	± 0.15	ı	ns
P _T jitter	Paired transition jitter Accumulated jitter on 56 cycles ⁽⁵⁾	-	-	± 0.25		ns

Table 44. HSI48 oscillator characteristics

- 1. Guaranteed by test in production.
- 2. Guaranteed by design.
- 3. Guaranteed by characterization.
- These values are obtained by using the formula: (Freq(3.6V) - Freq(3.0V)) / Freq(3.0V) or (Freq(3.6V) - Freq(1.62V)) / Freq(1.62V).

5/

5. Jitter measurements are performed without clock source activated in parallel.

64 MHz high-speed internal RC oscillator (HSI)

Table 45. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	HSI frequency	V _{DD} =3.3 V, T _J =30 °C	63.7 ⁽²⁾	64	64.3 ⁽²⁾	MHz
		Trimming is not a multiple of 32	1	0.24	0.32	
		Trimming is 128, 256 and 384	-5.2	-1.8	-	
TRIM $\begin{array}{c} \text{DuCy(HSI)} \\ \Delta_{\text{VDD (HSI)}} \\ \Delta_{\text{TEMP (HSI)}} \\ \\ t_{\text{su}(\text{HSI)}} \end{array}$	HSI user trimming step	Trimming is 64, 192, 320 and 448	-1.4	-0.8	-	%
		Other trimming are a multiple of 32 (not including multiple of 64 and 128)	-0.6	-0.25	-	
DuCy(HSI)	Duty Cycle	-	45	-	55	%
Δ _{VDD (HSI)}	HSI oscillator frequency drift over V _{DD} (reference is 3.3 V)	V _{DD} =1.62 to 3.6 V	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		0.03	%
Λ	HSI oscillator frequency drift over	T _J =-20 to 105 °C	-1 ⁽³⁾	-	1 ⁽³⁾	%
△TEMP (HSI)	temperature (reference is 64 MHz)	T _J =-40 to T _J max °C	-2 ⁽³⁾	-	1 ⁽³⁾	
t _{su} (HSI)	HSI oscillator start-up time	-	ï	1.4	2	μs
t _{stab} (HSI)	HSI oscillator stabilization time	at 1% of target frequency	-	-	4	μs
I _{DD} (HSI)	HSI oscillator power consumption	-	-	300	400	μA

- 1. Guaranteed by design unless otherwise specified.
- 2. Guaranteed by test in production.
- 3. Guaranteed by characterization.

4 MHz low-power internal RC oscillator (CSI)

Table 46. CSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{CSI}	CSI frequency	V _{DD} =3.3 V, T _J =30 °C	3.96 ⁽²⁾	4	4.04 ⁽²⁾	MHz
TRIM	Trimming step	-	-	0.35	-	%
DuCy(CSI)	Duty Cycle	-	45	-	55	%
A (CSI)	CSI oscillator frequency drift over temperature	T _J = 0 to 85 °C	-	-3.7 ⁽³⁾	4.5 ⁽³⁾	%
Δ _{TEMP} (CSI)		$T_J = -40 \text{ to } 125 ^{\circ}\text{C}$	-	-11 ⁽³⁾	7.5 ⁽³⁾	/0
D _{VDD} (CSI)	CSI oscillator frequency drift over V_{DD}	V _{DD} = 1.62 to 3.6 V	-	-0.06	0.06	%
t _{su(CSI)}	CSI oscillator startup time	-	-	1	2	μs



DS12556 Rev 2 113/201

Table 46. CSI oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{stab(CSI)}	CSI oscillator stabilization time (to reach ±3% of f _{CSI})	-	-	-	4	cycle
I _{DD(CSI)}	CSI oscillator power consumption	-	-	23	30	μA

- 1. Guaranteed by design.
- 2. Guaranteed by test in production.
- 3. Guaranteed by characterization.

Low-speed internal (LSI) RC oscillator

Table 47. LSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSI} ⁽¹⁾	LSI frequency	V_{DD} = 3.3 V, T_{J} = 25 °C (after calibration)	31.4	32	32.6	kHz
		$T_J = -40 \text{ to } 105 ^{\circ}\text{C},$ $V_{DD} = 1.62 \text{ to } 3.6 \text{ V}$	29.76	-	33.60	
t _{su(LSI)} ⁽²⁾	LSI oscillator startup time	-	-	80	130	
t _{stab(LSI)} ⁽²⁾	LSI oscillator stabilization time (5% of final value)	-	-	120	170	μs
I _{DD(LSI)} ⁽²⁾	LSI oscillator power consumption	-	-	130	280	nA

- 1. Guaranteed by characterization results.
- 2. Guaranteed by design.

6.3.10 PLL characteristics

The parameters given in *Table 48* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*.

Table 48. PLL characteristics (wide VCO frequency range)⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	PLL input clock	-	2	-	16	MHz
f _{PLL_IN}	PLL input clock duty cycle	-	2 - 16 MHz 10 - 90 % ge 1 1.5 - 400 ⁽²⁾ ge 2 1.5 - 300 ge 1 1.5 - 200 ge 1 1.5 - 400 ⁽²⁾ ge 2 1.5 - 300 MHz ge 2 1.5 - 300	%		
		Voltage scaling range 1	1.5	-	400 ⁽²⁾	
f _{PLL_P_OUT}	PLL multiplier output clock P	Voltage scaling range 2	1.5	-	300	
		Voltage scaling range 3	1.5	-	200	
		Voltage scaling range 1	1.5	-	400 ⁽²⁾	MHz
f _{PLL_Q_OUT}	PLL multiplier output clock Q/R	Voltage scaling range 2	1.5	-	300	
		Voltage scaling range 3	1.5	-	200	
f _{VCO_OUT}	PLL VCO output	-	192	-	836	



Table 48. PLL characteristics (wide VCO frequency range)⁽¹⁾ (continued)

Symbol	Parameter	Condition	S	Min	Тур	Max	Unit
		Normal mode		-	50 ⁽³⁾	150 ⁽³⁾	
t _{LOCK}	PLL lock time	Sigma-delta mode (CKIN ≥ 8 MHz)	9	-	58 ⁽³⁾	166 ⁽³⁾	μs
				-	134	-	
	Cycle-to-cycle jitter	VCO = 200 MHz		-	134	-	±nc
Jitter	Oyolo-to-cycle jittel	VCO = 400 MHz		-	76	-	±ps
		VCO = 800 MHz		-	39	-	
	Long term jitter	Normal mode		-	±0.7	-	%
		Sigma-delta mode (CKIN = 16 MHz)		-	±0.8	-	
		VCO freq =	V_{DDA}	-	590	1500	
(3)	PLL power consumption on V _{DD}	836 MHz	V _{CORE}	-	720	-	
I _{DD(PLL)} ⁽³⁾	PLL power consumption on V _{DD}	VCO freq =	V_{DDA}	ı	180	600	μA
		192 MHz	V _{CORE}	-	280	-	

^{1.} Guaranteed by design unless otherwise specified.

Table 49. PLL characteristics (medium VCO frequency range)⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	PLL input clock	-	1	-	2	MHz
f _{PLL_IN}	PLL input clock duty cycle	- 1 - 2 M cle - 10 - 90 G ock P, Q, Voltage scaling Range 1 1.17 - 210 M Voltage scaling Range 2 1.17 - 210 M Voltage scaling Range 3 1.17 - 200 - 150 - 420 M Normal mode - 60(3) 100(3) p	%			
	PLL multiplier output clock P, Q,	Voltage scaling Range 1	1.17	-	210 ⁽²⁾	
f _{PLL_OUT}		Voltage scaling Range 2	1.17	-	210	MHz
		Voltage scaling Range 3	- 10 - 90 % aling Range 1 1.17 - 210 ⁽²⁾ aling Range 2 1.17 - 210 MHz aling Range 3 1.17 - 200 - 150 - 420 MHz al mode - 60 ⁽³⁾ 100 ⁽³⁾ μs			
f _{VCO_OUT}	PLL VCO output	-	150	-	420	MHz
t	PLL lock time	Normal mode	-	60 ⁽³⁾	100 ⁽³⁾	μs
t _{LOCK}	T LE IOCK UITIE	Sigma-delta mode	forbidden	-	-	μs

^{2.} This value must be limited to the maximum frequency due to the product limitation (400 MHz for VOS1, 300 MHz for VOS2, 200 MHz for VOS3).

^{3.} Guaranteed by characterization results.

Table 49. PLL characteristics (medium VCO frequency range)⁽¹⁾ (continued)

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
			VCO = 150 MHz	-	145	-	
	Cycle-to-cycle jitter ⁽⁴⁾		VCO = 300 MHz	-	91	-	+/-
	Gyole to Gyole juter	-	VCO = 400 MHz	-	64	-	ps
			VCO = 420 MHz	ı	63	ı	
Jitter	Period jitter	f _{PLL_OUT} = 50 MHz	VCO = 150 MHz	ı	55	ı	+/-
			VCO = 400 MHz	-	30	-	ps
	Long term jitter	Normal mode	VCO = 150 MHz	-	-	-	
			VCO = 300 MHz	-	-	-	%
			VCO = 400 MHz	-	+/-0.3	-	
		VCO freq =	VDD	-	440	1150	
I(PLL) ⁽³⁾	DLL newer consumption on \/	420MHz	VCORE	-	530	-]
I(PLL)(*)	PLL power consumption on V _{DD}	VCO freq =	VDD	-	180	500	μA
		150MHz	VCORE	-	200	-	

^{1.} Guaranteed by design unless otherwise specified.

6.3.11 Memory characteristics

Flash memory

The characteristics are given at T_J = -40 to 125 °C unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.

Table 50. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Write / Erase 8-bit mode	-	6.5	-	
	Supply current	Write / Erase 16-bit mode	-	11.5	-	mA
'DD	I _{DD} Supply current	Write / Erase 32-bit mode	-	20	-	ША
		Write / Erase 64-bit mode	-	35	-	



This value must be limited to the maximum frequency due to the product limitation (400 MHz for VOS1, 300 MHz for VOS2, 200 MHz for VOS3).

^{3.} Guaranteed by characterization results.

^{4.} Integer mode only.

Table 51. Flash memory programming

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
		Program/erase parallelism x 8	-	290	580 ⁽²⁾	
	Word (266 bits) programming	Program/erase parallelism x 16	-	180	360	
t _{prog}	time	Program/erase parallelism x 32	-	130	260	μs
		Program/erase parallelism x 64	-	100	200	
		Program/erase parallelism x 8	-	2	4	
t _{ERASE128KB}	Sector (128 KB) erase time Mass erase time	Program/erase parallelism x 16	1	1.8	3.6	
		Program/erase parallelism x 32	-			
		Program/erase parallelism x 8	-	13	26	s
+		Program/erase parallelism x 16	-	8	16	
t _{ME}	Wass crase unic	Program/erase parallelism x 32	-	6	12	
		Program/erase parallelism x 64	-	5	10	
		Program parallelism x 8				
	Drogramming voltage	Program parallelism x 16	1.62	-	3.6	V
V_{prog}	Programming voltage	Program parallelism x 32				V
		Program parallelism x 64	1.8	-	3.6	

^{1.} Guaranteed by characterization results.

Table 52. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Value	Unit	
Symbol	Parameter	Conditions	Min ⁽¹⁾	Oilit	
N _{END}	Endurance	$T_J = -40 \text{ to } +125 ^{\circ}\text{C} \text{ (6 suffix versions)}$	10	kcycles	
+	Data retention	1 kcycle at T _A = 85 °C	30	Years	
^t RET		10 kcycles at T _A = 55 °C	20	i cais	

^{1.} Guaranteed by characterization results.



^{2.} The maximum programming time is measured after 10K erase operations.

6.3.12 **EMC** characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in Table 53. They are based on the EMS levels and classes defined in application note AN1709.

I evel/ **Symbol Conditions Parameter** Class Voltage limits to be applied on any I/O pin to induce 3B V_{FESD} $V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ a functional disturbance UFBGA240, f_{rcc_c_ck} = Fast transient voltage burst limits to be applied 400 MHz, conforms to through 100 pF on V_{DD} and $V_{SS}\, pins$ to induce a $\mathsf{V}_{\mathsf{FTB}}$ 4B IEC 61000-4-2 functional disturbance

Table 53. EMS characteristics

As a consequence, it is recommended to add a serial resistor (1 kΩ) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pregualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

Max vs. Monitored [f_{HSE}/f_{CPU}] Symbol **Parameter Conditions** Unit frequency band 8/400 MHz 0.1 to 30 MHz 6 30 to 130 MHz 5 dBµV V_{DD} = 3.6 V, T_A = 25 °C, UFBGA240 package, 13 130 MHz to 1 GHz S_{EMI} Peak level conforming to IEC61967-2 7 1 GHz to 2 GHz EMI Level 2.5

Table 54. EMI characteristics

6.3.13 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse) are applied to the pins of each sample according to each pin combination. This test conforms to the ANSI/ESDA/JEDEC JS-001 and ANSI/ESDA/JEDEC JS-002 standards.

Table 55. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Packages	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C conforming to ANSI/ESDA/JEDEC JS- 001	All	1C	1000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C conforming to ANSI/ESDA/JEDEC JS- 002	All	C1	250	V

^{1.} Guaranteed by characterization results.



DS12556 Rev 2 119/201

Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with JESD78 IC latchup standard.

Table 56. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latchup class	T _A = +25 °C conforming to JESD78	II level A

6.3.14 I/O current injection characteristics

As a general rule, a current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3.3 V-capable I/O pins) should be avoided during the normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when an abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during the device characterization.

Functional susceptibilty to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \,\mu\text{A}/+0 \,\mu\text{A}$ range), or other functional failure (for example reset, oscillator frequency deviation).

The following tables are the compilation of the SIC1/SIC2 and functional ESD results.

Negative induced A negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

Table 57. I/O current injection susceptibility⁽¹⁾

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	PA7, PC5, PG1, PB14, PJ7, PA11, PA12, PA13, PA14, PA15, PJ12, PB4	5	0	
	PA2, PH2, PH3, PE8, PA6, PA7, PC4, PE7, PE10, PE11	0	NA	mΛ
I _{INJ}	PA0, PA_C, PA1, PA1_C, PC2, PC2_C, PC3, PC3_C, PA4, PA5, PH4, PH5, BOOT0	0	0	mA
	All other I/Os	5	NA	

^{1.} Guaranteed by characterization.

6.3.15 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 58: I/O static characteristics* are derived from tests performed under the conditions summarized in *Table 22: General operating conditions*. All I/Os are CMOS and TTL compliant (except for BOOT0).

Table 58. I/O static characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Unit
	I/O input low level voltage except BOOT0		-	-	0.3xV _{DD}	
V _{IL} ⁽¹⁾	I/O input low level voltage except BOOT0	1.62 V <v<sub>DD<3.6 V</v<sub>	-	-	0.4xV _{DD} - 0.1	٧
	BOOT0 I/O input low level voltage		-	-	0.19xV _{DD} +0.1	
	I/O input high level voltage except BOOT0	1.62 V <v<sub>DD<3.6 V</v<sub>	0.7xV _{DD}	-	-	
V _{IH} ⁽¹⁾	I/O input low level voltage except BOOT0		0.47xV _{DD} + 0.25	-	-	٧
	BOOT0 I/O input high level voltage		0.17xV _{DD} + 0.6	-	-	
V _{HYS} ⁽¹⁾	TT_xx, FT_xxx and NRST I/O input hysteresis	1.62 V< V _{DD} <3.6 V	-	250	-	mV
	BOOT0 I/O input hysteresis		-	200	-	
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽²⁾	$V_{IN}=V_{DD}^{(3)}$	30	40	50	N22
C _{IO}	I/O pin capacitance	-	-	5	-	pF

^{1.} Guaranteed by design.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in *Figure 16*.

577

DS12556 Rev 2 121/201

^{2.} The pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

^{3.} Max(VDDXXX) is the maximum value of all the I/O supplies.




Figure 16. V_{IL}/V_{IH} for all I/Os except BOOT0

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*. In particular:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 20*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 20*).

577

Output voltage levels

Unless otherwise specified, the parameters given in *Table 59* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*. All I/Os are CMOS and TTL compliant.

Table 59. Output voltage characteristics⁽¹⁾

Symbol	Parameter	Conditions ⁽³⁾	Min	Max	Unit
V _{OL}	Output low level voltage	CMOS port ⁽²⁾ $I_{IO}=8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$		0.4	
V _{OH}	Output high level voltage	CMOS port ⁽²⁾ $I_{IO}=-8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	V _{DD} -0.4		
V _{OL} ⁽³⁾	Output low level voltage	TTL port ⁽²⁾ $I_{IO}=8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$		0.4	
V _{OH} ⁽³⁾	Output high level voltage	TTL port ⁽²⁾ $I_{IO}=-8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	2.4		
V _{OL} ⁽³⁾	Output low level voltage	I _{IO} =20 mA 2.7 V≤ V _{DD} ≤3.6 V		1.3	V
V _{OH} ⁽³⁾	Output high level voltage	I _{IO} =-20 mA 2.7 V≤ V _{DD} ≤3.6 V	V _{DD} -1.3		
V _{OL} ⁽³⁾	Output low level voltage	I _{IO} =4 mA 1.62 V≤ V _{DD} ≤3.6 V		0.4	
V _{OH} ⁽³⁾	Output high level voltage	I _{IO} =-4 mA 1.62 V≤V _{DD} <3.6 V	V _{DD} 0.4		
V _{OLFM+} ⁽³⁾	Output low level voltage for an FTf	I _{IO} = 20 mA 2.3 V≤ V _{DD} ≤3.6 V	-	0.4	
VOLFM+` ′	IO pin in FM+ mode	I _{IO} = 10 mA 1.62 V≤ V _{DD} ≤3.6 V	-	0.4	

The IIO current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 19:
 Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣIIO.



^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} Guaranteed by design.

Output buffer timing characteristics (HSLV option disabled)

The HSLV bit of SYSCFG_CCCSR register can be used to optimize the I/O speed when the product voltage is below 2.5 V.

Table 60. Output timing characteristics (HSLV OFF)⁽¹⁾

Speed	Symbol	Parameter	conditions	Min	Max	Unit	
			C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V	-	12		
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	3		
	r (2)		C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	12	 MHz	
	F _{max} ⁽²⁾	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	3	IVITZ	
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	16		
00			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	4		
00			C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V	-	16.6		
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	33.3		
	t _r /t _f (3)	Output high to low level fall time and output low	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	13.3	ne	
	'r' 'f` '	to high level rise time	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	25	- ns	
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	10		
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	20		
		(2) Mariana farana	C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V	-	60	- MHz	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	15		
	F _{max} ⁽²⁾		C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	80		
	「max`′	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	15		
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	110		
01			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	20		
01			C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V	-	5.2		
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10	- ns	
	t _r /t _f (3)	Output high to low level	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	4.2		
	ا لر/ للم	fall time and output low to high level rise time	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	7.5		
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	2.8		
				C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	5.2	



Table 60. Output timing characteristics (HSLV OFF)⁽¹⁾ (continued)

Speed	Symbol	Parameter	conditions	Min	Max	Unit
			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾	-	85	
		(2) Mayimum francus	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	35	
	F _{max} ⁽²⁾		C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾	-	110	MHz
	「max`´	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	40	IVITZ
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾	-	166	
10			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	100	
10			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾	-	3.8	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	6.9	
	t _r /t _f (3)	Output high to low level fall time and output low	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾	-	2.8	ns
	<i>ነ</i> ሃ የ	to high level rise time	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	5.2	- 115
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾	-	1.8	
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	3.3	
		Maximum frequency	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾	-	100	- - - MHz
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	50	
	F _{max} ⁽²⁾		C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾	-	133	
	「max`´	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	66	IVII IZ
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾	-	220	
11			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	85	
''			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾	-	3.3	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	6.6	
	t _r /t _f (3)	Output high to low level fall time and output low	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾	-	2.4	
	لر/ لf``	to high level rise time	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	4.5	ns
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾	-	1.5	1
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	2.7	

^{1.} Guaranteed by design.

- 3. The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.
- 4. Compensation system enabled.



^{2.} The maximum frequency is defined with the following conditions: $(t_r + t_f) \le 2/3$ T Skew $\le 1/20$ T 45%<Duty cycle<55%

Output buffer timing characteristics (HSLV option enabled)

Table 61. Output timing characteristics $(HSLV\ ON)^{(1)}$

Speed	Symbol	Parameter	conditions	Min	Max	Unit	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10		
	$F_{\text{max}}^{(2)}$	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10	MHz	
00			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10		
00		Output high to low level	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	11		
	$t_r/t_f^{(3)}$	fall time and output low	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	9	ns	
		to high level rise time	C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	6.6		
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	50		
	F _{max} ⁽²⁾ Maxi	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	58	MHz	
01			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	66		
01		Output high to low level fall time and output low to high level rise time	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	6.6		
	$t_r/t_f^{(3)}$		C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	4.8	ns	
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	3		
		Maximum frequency	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	55	MHz	
	F _{max} ⁽²⁾		C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	80		
10			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	133		
10		Output high to low level	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	5.8		
	$t_r/t_f^{(3)}$	fall time and output low	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	4	ns	
		to high level rise time	C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	2.4		
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	60		
	F _{max} ⁽²⁾	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	90	MHz	
11			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	175		
"		Output high to low level	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	5.3		
	$t_r/t_f^{(3)}$	fall time and output low	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	3.6	ns	
		to high level rise time	C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	1.9		

^{1.} Guaranteed by design.

- 3. The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.
- 4. Compensation system enabled.

57/

^{2.} The maximum frequency is defined with the following conditions: $(t_r+t_f) \le 2/3$ T Skew $\le 1/20$ T 45%<Duty cycle<55%

6.3.16 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 58: I/O static characteristics*).

Unless otherwise specified, the parameters given in *Table 62* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*.

		•				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{PU} ⁽²⁾	Weak pull-up equivalent resistor ⁽¹⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
V _{F(NRST)} ⁽²⁾	NRST Input filtered pulse	1.71 V < V _{DD} < 3.6 V	-	-	50	
V (2)	NRST Input not filtered pulse	1.71 V < V _{DD} < 3.6 V	300	-	-	ns
VNF(NRST)`	NNOT Input not intered pulse	1.62 V < V _{DD} < 3.6 V	1000	-	-	

Table 62. NRST pin characteristics

2. Guaranteed by design.




Figure 17. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 62. Otherwise the reset is not taken into account by the device.

5

DS12556 Rev 2 127/201

^{1.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

6.3.17 FMC characteristics

Unless otherwise specified, the parameters given in *Table 63* to *Table 76* for the FMC interface are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output characteristics.

Asynchronous waveforms and timings

Figure 18 through Figure 21 represent asynchronous waveforms and Table 63 through Table 70 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0
- Capcitive load CL = 30 pF

In all timing tables, the T_{KERCK} is the fmc_ker_ck clock period.

57




Figure 18. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

Table 63. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	2T _{fmc_ker_ck} - 1	2 T _{fmc_ker_ck} +1	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	0	0.5	
t _{w(NOE)}	FMC_NOE low time	2T _{fmc_ker_ck} - 1	2T _{fmc_ker_ck} + 1	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	0	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0.5	
t _{h(A_NOE)}	Address hold time after FMC_NOE high	0	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	ns
t _{h(BL_NOE)}	FMC_BL hold time after FMC_NOE high	0	-	115
t _{su(Data_NE)}	Data to FMC_NEx high setup time	11	-	
t _{su(Data_NOE)}	Data to FMC_NOEx high setup time	11	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	0	
t _{w(NADV)}	FMC_NADV low time	-	T _{fmc_ker_ck} + 1	

^{1.} Guaranteed by characterization results.

Table 64. Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	7T _{fmc_ker_ck} +1	7T _{fmc_ker_ck} +1	
t _{w(NOE)}	FMC_NWE low time	5T _{fmc_ker_ck} −1	5T _{fmc_ker_ck} +1	ns
t _{w(NWAIT)}	FMC_NWAIT low time	T _{fmc_ker_ck} -0.5		113
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	4T _{fmc_ker_ck} +11	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	3T _{fmc_ker_ck} +11.5	-	

^{1.} Guaranteed by characterization results.

4

^{2.} N_{WAIT} pulse width is equal to 1 AHB cycle.




Figure 19. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

Table 65. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3T _{fmc_ker_ck} - 1	3T _{fmc_ker_ck}	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	T _{fmc_ker_ck}	T _{fmc_ker_ck} + 1	
t _{w(NWE)}	FMC_NWE low time	T _{fmc_ker_ck} - 0.5	T _{fmc_ker_ck} + 0.5	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	T _{fmc_ker_ck}	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	2	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	T _{fmc_ker_ck} - 0.5	-	no
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	ns
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	T _{fmc_ker_ck} - 0.5	-	
t _{v(Data_NE)}	Data to FMC_NEx low to Data valid	-	T _{fmc_ker_ck} + 2.5	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	T _{fmc_ker_ck} +0.5	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	0	
t _{w(NADV)}	FMC_NADV low time	-	T _{fmc_ker_ck} + 1	

^{1.} Guaranteed by characterization results.




DS12556 Rev 2 131/201

Table 66. Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	8T _{fmc_ker_ck} - 1	8T _{fmc_ker_ck} + 1	
t _{w(NWE)}	FMC_NWE low time	6T _{fmc_ker_ck} - 1.5	6T _{fmc_ker_ck} + 0.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5T _{fmc_ker_ck} + 13	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4T _{fmc_ker_ck} + 13	-	

- 1. Guaranteed by characterization results.
- 2. N_{WAIT} pulse width is equal to 1 AHB cycle.

Figure 20. Asynchronous multiplexed PSRAM/NOR read waveforms



57

Table 67. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3T _{fmc_ker_ck} - 1	3T _{fmc_ker_ck} + 1	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	2T _{fmc_ker_ck}	2T _{fmc_ker_ck} + 0.5	
t _{tw(NOE)}	FMC_NOE low time	T _{fmc_ker_ck} - 1	T _{fmc_ker_ck} + 1	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	0	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0.5	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	0	0.5	
t _{w(NADV)}	FMC_NADV low time	T _{fmc_ker_ck} - 0.5	T _{fmc_ker_ck} +1	
t _{h(AD_NADV)}	FMC_AD(address) valid hold time after FMC_NADV high	T _{fmc_ker_ck} + 0.5	-	ns
t _{h(A_NOE)}	Address hold time after FMC_NOE high	T _{fmc_ker_ck} - 0.5	-	
t _{h(BL_NOE)}	FMC_BL time after FMC_NOE high	0	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	
t _{su(Data_NE)}	Data to FMC_NEx high setup time	T _{fmc_ker_ck} - 2	-	
t _{su(Data_NOE)}	Data to FMC_NOE high setup time	T _{fmc_ker_ck} - 2	-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	

^{1.} Guaranteed by characterization results.

Table 68. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	8T _{fmc_ker_ck} - 1	8T _{fmc_ker_ck}	
t _{w(NOE)}	FMC_NWE low time	5T _{fmc_ker_ck} - 1.5	5T _{fmc_ker_ck} + 0.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5T _{fmc_ker_ck} + 3	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4T _{fmc_ker_ck}	-	

^{1.} Guaranteed by characterization results.



DS12556 Rev 2 133/201




Figure 21. Asynchronous multiplexed PSRAM/NOR write waveforms

Table 69. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	4T _{fmc_ker_c} - 1	4T _{fmc_ker_ck}	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	T _{fmc_ker_c} - 1	T _{fmc_ker_ck} + 0.5	
t _{w(NWE)}	FMC_NWE low time	2T _{fmc_ker_ck} - 0.5	2T _{fmc_ker_ck} + 0.5	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	T _{fmc_ker_ck} - 0.5	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	0	0.5	
t _{w(NADV)}	FMC_NADV low time	T _{fmc_ker_ck}	T _{fmc_ker_ck} + 1	ns
t _{h(AD_NADV)}	FMC_AD(address) valid hold time after FMC_NADV high	T _{fmc_ker_ck} +0.5	-	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	T _{fmc_ker_ck} +0.5	-	
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	T _{fmc_ker_ck} - 0.5	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	
t _{v(Data_NADV)}	FMC_NADV high to Data valid	-	T _{fmc_ker_ck} + 2	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	T _{fmc_ker_ck} +0.5	-	

^{1.} Guaranteed by characterization results.

Tub	rable 70. Adynomicals manapiezed i Strammert write itwarr amings			
Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	9T _{fmc_ker_ck} – 1	9T _{fmc_ker_ck}	
t _{w(NWE)}	FMC_NWE low time	7T _{fmc_ker_ck} - 0.5	7T _{fmc_ker_ck} + 0.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	6T _{fmc_ker_ck} + 3	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4T _{fmc ker ck}	-	

Table 70. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings⁽¹⁾

Synchronous waveforms and timings

Figure 22 through Figure 25 represent synchronous waveforms and Table 71 through Table 74 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC_BurstAccessMode_Enable
- MemoryType = FMC MemoryType CRAM
- WriteBurst = FMC WriteBurst Enable
- CLKDivision = 1
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM

In all the timing tables, the $T_{fmc_ker_ck}$ is the fmc_ker_ck clock period, with the following FMC_CLK maximum values:

- For 2.7 V<V_{DD}<3.6 V, FMC_CLK =133 MHz at 20 pF
- For 1.8 V<V_{DD}<1.9 V, FMC_CLK =100 MHz at 20 pF
- For 1.62 V<V_{DD}<1.8 V, FMC_CLK =100 MHz at 15 pF



DS12556 Rev 2 135/201

^{1.} Guaranteed by characterization results.




Figure 22. Synchronous multiplexed NOR/PSRAM read timings



Table 71. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2T _{fmc_ker_ck} - 1	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	1	
t _{d(CLKH_NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	T _{fmc_ker_ck} + 0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	1.	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	2.5	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{fmc_ker_ck}	-	
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	1.5	ns
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	T _{fmc_ker_ck} - 0.5	-	
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	3	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{su(ADV-CLKH)}	FMC_A/D[15:0] valid data before FMC_CLK high	2	-	
t _{h(CLKH-ADV)}	FMC_A/D[15:0] valid data after FMC_CLK high	1	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	2	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	2	-	

^{1.} Guaranteed by characterization results.



DS12556 Rev 2 137/201




Figure 23. Synchronous multiplexed PSRAM write timings



Table 72. Synchronous multiplexed PSRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2T _{fmc_ker_ck} - 1	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	1	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	T _{fmc_ker_ck} + 0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	1.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	2	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{fmc_ker_ck}	-	
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	-	1.5	200
t _(CLKH-NWEH)	FMC_CLK high to FMC_NWE high	T _{fmc_ker_ck} + 0.5	-	ns
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	2.5	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{d(CLKL-DATA)}	FMC_A/D[15:0] valid data after FMC_CLK low	-	2.5	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	-	2	
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	T _{fmc_ker_ck} + 0.5	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	2	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	2	-	

^{1.} Guaranteed by characterization results.



DS12556 Rev 2 139/201




Figure 24. Synchronous non-multiplexed NOR/PSRAM read timings

Table 73. Synchronous non-multiplexed NOR/PSRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2T _{fmc_ker_ck} - 1	-	
t _(CLKL-NExL)	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	T _{fmc_ker_ck} + 0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	0.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	2	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{fmc_ker_ck}	-	ns
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	1.5	
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	T _{fmc_ker_ck} + 0.5	-	
t _{su(DV-CLKH)}	FMC_D[15:0] valid data before FMC_CLK high	2	-	
t _{h(CLKH-DV)}	FMC_D[15:0] valid data after FMC_CLK high	1	-	
t _(NWAIT-CLKH)	FMC_NWAIT valid before FMC_CLK high	2	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	2	-	

^{1.} Guaranteed by characterization results.




Figure 25. Synchronous non-multiplexed PSRAM write timings

Table 74. Synchronous non-multiplexed PSRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _(CLK)	FMC_CLK period	2T _{fmc_ker_ck} - 1	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t _(CLKH-NExH)	FMC_CLK high to FMC_NEx high (x= 02)	T _{fmc_ker_ck} + 0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	0.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	ı	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	2	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{fmc_ker_ck}	-	ns
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	-	1.5	115
t _{d(CLKH-NWEH)}	FMC_CLK high to FMC_NWE high	T _{fmc_ker_ck} + 1	-	
t _{d(CLKL-Data)}	FMC_D[15:0] valid data after FMC_CLK low	-	3.5	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	-	2	
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	T _{fmc_ker_ck} + 1	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	2	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	2	-	

^{1.} Guaranteed by characterization results.



DS12556 Rev 2 141/201

NAND controller waveforms and timings

Figure 26 through *Figure 29* represent synchronous waveforms, and *Table 75* and *Table 76* provide the corresponding timings. The results shown in this table are obtained with the following FMC configuration:

- COM.FMC_SetupTime = 0x01
- COM.FMC_WaitSetupTime = 0x03
- COM.FMC HoldSetupTime = 0x02
- COM.FMC_HiZSetupTime = 0x01
- ATT.FMC SetupTime = 0x01
- ATT.FMC_WaitSetupTime = 0x03
- ATT.FMC_HoldSetupTime = 0x02
- ATT.FMC_HiZSetupTime = 0x01
- Bank = FMC Bank NAND
- MemoryDataWidth = FMC_MemoryDataWidth_16b
- ECC = FMC_ECC_Enable
- ECCPageSize = FMC_ECCPageSize_512Bytes
- TCLRSetupTime = 0
- TARSetupTime = 0
- C_L = 30 pF

In all timing tables, the T_{fmc ker ck} is the fmc_ker_ck clock period.




Figure 26. NAND controller waveforms for read access

FMC_NCEX

ALE (FMC_A17)
CLE (FMC_A16)

FMC_NWE


Th(NWE-ALE)


tv(NWE-D)

th(NWE-B)

MS32768V1

Figure 27. NAND controller waveforms for write access





5/

DS12556 Rev 2




Figure 29. NAND controller waveforms for common memory write access

Table 75. Switching characteristics for NAND Flash read cycles⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(N0E)}	FMC_NOE low width	4T _{fmc_ker_ck} - 0.5	4T _{fmc_ker_ck} + 0.5	
t _{su(D-NOE)}	FMC_D[15-0] valid data before FMC_NOE high	8	-	
t _{h(NOE-D)}	FMC_D[15-0] valid data after FMC_NOE high	0	-	ns
t _{d(ALE-NOE)}	FMC_ALE valid before FMC_NOE low	-	3T _{fmc_ker_ck} + 1	
t _{h(NOE-ALE)}	FMC_NWE high to FMC_ALE invalid	4T _{fmc_ker_ck} - 2	-	

^{1.} Guaranteed by characterization results.

Table 76. Switching characteristics for NAND Flash write cycles⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NWE)}	FMC_NWE low width	4T _{fmc_ker_ck} - 0.5	4T _{fmc_ker_ck} + 0.5	ns
t _{v(NWE-D)}	FMC_NWE low to FMC_D[15-0] valid	0	-	
t _{h(NWE-D)}	FMC_NWE high to FMC_D[15-0] invalid	2T _{fmc_ker_ck} - 0.5	-	
t _{d(D-NWE)}	FMC_D[15-0] valid before FMC_NWE high	5T _{fmc_ker_ck} - 1	-	113
t _{d(ALE-NWE)}	FMC_ALE valid before FMC_NWE low	-	3T _{fmc_ker_ck} + 0.5	
t _{h(NWE-ALE)}	FMC_NWE high to FMC_ALE invalid	2T _{fmc_ker_ck} - 1	-	

^{1.} Guaranteed by characterization results.

577

SDRAM waveforms and timings

In all timing tables, the $T_{fmc\ ker\ ck}$ is the fmc_ker_ck clock period, with the following FMC_SDCLK maximum values:

- For 1.8 V<V_{DD}<3.6V: FMC_CLK =100 MHz at 20 pF
- For 1.62 V<_{DD}<1.8 V, FMC_CLK =100 MHz at 30 pF




Figure 30. SDRAM read access waveforms (CL = 1)

Table 77. SDRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(SDCLK)}	FMC_SDCLK period	2T _{fmc_ker_ck} - 1	2T _{fmc_ker_ck} + 0.5	
t _{su(SDCLKH _Data)}	Data input setup time	2	-	
t _{h(SDCLKH_Data)}	Data input hold time	1	-	
t _{d(SDCLKL_Add)}	Address valid time	-	1.5	
t _{d(SDCLKL} - SDNE)	Chip select valid time	-	1.5	ns
t _{h(SDCLKL_SDNE)}	Chip select hold time	0.5	-	113
t _{d(SDCLKL_SDNRAS)}	SDNRAS valid time	-	1	
t _{h(SDCLKL_SDNRAS)}	SDNRAS hold time	0.5	-	
t _{d(SDCLKL_SDNCAS)}	SDNCAS valid time	-	0.5	
t _{h(SDCLKL_SDNCAS)}	SDNCAS hold time	0	-	

^{1.} Guaranteed by characterization results.




DS12556 Rev 2 145/201

Table 78. LPSDR SDRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{W(SDCLK)}	FMC_SDCLK period	2T _{fmc_ker_ck} - 1	2T _{fmc_ker_ck} + 0.5	
t _{su(SDCLKH_Data)}	Data input setup time	2	-	
t _{h(SDCLKH_Data)}	Data input hold time	1.5	-	
t _{d(SDCLKL_Add)}	Address valid time	-	2.5	
t _{d(SDCLKL_SDNE)}	Chip select valid time	-	2.5	ns
t _{h(SDCLKL_SDNE)}	Chip select hold time	0	-	115
t _{d(SDCLKL_SDNRAS}	SDNRAS valid time	-	0.5	
t _{h(SDCLKL_SDNRAS)}	SDNRAS hold time	0	-	
t _d (SDCLKL_SDNCAS)	SDNCAS valid time	-	1.5	
t _h (SDCLKL_SDNCAS)	SDNCAS hold time	0	-	

^{1.} Guaranteed by characterization results.

Figure 31. SDRAM write access waveforms



57

Table 79. SDRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(SDCLK)}	FMC_SDCLK period	2T _{fmc_ker_ck} - 1	2T _{fmc_ker_ck} + 0.5	
t _{d(SDCLKL _Data})	Data output valid time	-	3	
t _{h(SDCLKL _Data)}	Data output hold time	0	-	
t _{d(SDCLKL_Add)}	Address valid time	-	1.5	
t _{d(SDCLKL_SDNWE)}	SDNWE valid time	-	1.5	
t _{h(SDCLKL_SDNWE)}	SDNWE hold time	0.5	-	ns
t _d (SDCLKL_SDNE)	Chip select valid time	-	1.5	115
t _{h(SDCLKLSDNE)}	Chip select hold time	0.5	-	
t _{d(SDCLKL_SDNRAS)}	SDNRAS valid time	-	1	
t _{h(SDCLKL_SDNRAS)}	SDNRAS hold time	0.5	-	
t _d (SDCLKL_SDNCAS)	SDNCAS valid time	-	1	
t _{d(SDCLKL_SDNCAS)}	SDNCAS hold time	0.5	-	

^{1.} Guaranteed by characterization results.

Table 80. LPSDR SDRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(SDCLK)}	FMC_SDCLK period	2T _{fmc_ker_ck} - 1	2T _{fmc_ker_ck} + 0.5	
t _{d(SDCLKL _Data})	Data output valid time	-	2.5	
t _{h(SDCLKL _Data)}	Data output hold time	0	-	
t _d (SDCLKL_Add)	Address valid time	-	2.5	
t _{d(SDCLKL-SDNWE)}	SDNWE valid time	-	2.5	
t _{h(SDCLKL-SDNWE)}	SDNWE hold time	0	-	ns
t _{d(SDCLKL-SDNE)}	Chip select valid time	-	3	115
t _{h(SDCLKL-SDNE)}	Chip select hold time	0	-	
t _d (SDCLKL-SDNRAS)	SDNRAS valid time	-	1.5	
t _{h(SDCLKL-SDNRAS)}	SDNRAS hold time	old time 0 -		
t _{d(SDCLKL-SDNCAS)}	SDNCAS valid time	-	1.5	
t _{d(SDCLKL-SDNCAS)}	SDNCAS hold time	0	-	

^{1.} Guaranteed by characterization results.



DS12556 Rev 2 147/201

6.3.18 Quad-SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 81* and *Table 82* for Quad-SPI are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5V_{DD}
- I/O compensation cell enabled
- HSLV activated when V_{DD}≤2.7 V

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 81. Quad-SPI characteristics in SDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
E	Quad-SPI clock frequency	$2.7 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$ $\text{C}_{L} = 20 \text{ pF}$	-	-	133	MHz
F _{ck1/t(CK)}	Quad-of Folock frequency	1.62 V <v<sub>DD<3.6 V C_L=15 pF</v<sub>	-	ı	100	IVII IZ
t _{w(CKH)}	Quad-SPI clock high and low		t _(CK) /2 -0.5	ı	t _(CK) /2	
t _{w(CKL)}	time	-	t _(CK) /2	ı	t _(CK) /2 + 0.5	
t _{s(IN)}	Data input setup time		1.5	-	-	ns
t _{h(IN)}	Data input hold time	-	2	-	-	115
t _{v(OUT)}	Data output valid time	-	-	1.5	2	
t _{h(OUT)}	Data output hold time	-	0.5	-	-	

^{1.} Guaranteed by characterization results.

577

Table 82. Quad SPI characteristics in DDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F _{ck1/t(CK)}	Quad-SPI clock	2.7 V <v<sub>DD<3.6 V CL=20 pF</v<sub>	-	-	100	MHz
	frequency	1.62 V <v<sub>DD<3.6 V CL=15 pF</v<sub>	-	-	100	IVII IZ
t _{w(CKH)}	Quad-SPI clock high and	_	t _(CK) /2 - 0.5	-	t _(CK) /2	
t _{w(CKL)}	low time	-	t _(CK) /2	-	t _(CK) /2+0.5	
t _{sr(IN)} , t _{sf(IN)}	Data input setup time	-	2	-	-	
t _{hr(IN)} , t _{hf(IN)}	Data input hold time	-	2	-	-	
_		DHHC=0	-	3.5	4	ns
t _{vr(OUT)} , t _{vf(OUT)}	Data output valid time	DHHC=1 Pres=1, 2	-	t _(CK) /4+3.5	t _(CK) /4+4	
		DHHC=0	3	-	-	
t _{hr(OUT)} , t _{hf(OUT)}	Data output hold time	DHHC=1 Pres=1, 2	t _(CK) /4+3	-	-	

^{1.} Guaranteed by characterization results.

Figure 32. Quad-SPI timing diagram - SDR mode





Figure 33. Quad-SPI timing diagram - DDR mode





DS12556 Rev 2 149/201

6.3.19 Delay block (DLYB) characteristics

Unless otherwise specified, the parameters given in *Table 84* for the delay block are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage summarized in *Table 22: General operating conditions*.

Table 83. Dynamics characteristics: Delay Block characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{init}	Initial delay	-	1400	2200	2400	ps
t_Δ	Unit Delay	-	35	40	45	μs

^{1.} Guaranteed by characterization results.

6.3.20 16-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 84* are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 22: General operating conditions*.

Table 84. ADC characteristics⁽¹⁾

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V_{DDA}	Analog power supply	-		1.62	-	3.6	
V	Desitive reference veltage	V _{DDA} ≥	2 V	2	-	V_{DDA}	V
V _{REF+}	Positive reference voltage	V _{DDA} < 2	V _{DDA} < 2 V		V_{DDA}		V
V _{REF-}	Negative reference voltage	-			V_{SSA}		
£	ADC clock frequency	21/21/ 2221/	BOOST = 1	-	-	36	MHz
f _{ADC}	ADC GOCK frequency	2 V ≤ V _{DDA} ≤ 3.3 V E	BOOST = 0	-	-	20	IVITZ
chann		16-bit resol	ution	-	-	3.60	
	Sampling rate for Fast channels, BOOST = 1, f _{ADC} = 36 MHz	14-bit resolution		-	-	4.00	
		12-bit resolution		-	-	4.50	
		10-bit resolution		-	-	5.00	
		8-bit resolution				6.00	
		16-bit resolution		-	-	2.00	
	Sampling rate for Fast	14-bit resolution		-	-	2.20	
f_S	channels, BOOST = 0,	12-bit resolution		-	-	2.50	MSPS
	f _{ADC} = 20 MHz	10-bit resol	ution	-	-	2.80	
		8-bit resolu	ıtion			3.30	
		16-bit resol	ution	-	-	1.00	
	Sampling rate for Slow	14-bit resolution		-	-	1.00	
	channels, BOOST = 0,	12-bit resolution		-	-	1.00	
	f _{ADC} = 10 MHz	10-bit resolution		-	-	1.00	
		8-bit resolu	ıtion			1.00	



Table 84. ADC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	External trigger frequency	f _{ADC} = 36 MHz	-	-	3.6	MHz
f _{TRIG}	External trigger frequency	16-bit resolution	-	-	10	1/f _{ADC}
V _{AIN} ⁽²⁾	Conversion voltage range	-	0	-	V _{REF+}	
V _{CMIV}	Common mode input voltage	-	V _{REF} /2- 10%	V _{REF} /2- V _{REF} /2 V _{REF} /2+ 10%		V
R _{AIN}	External input impedance	-	-	-	50	kΩ
C _{ADC}	Internal sample and hold capacitor	-	-	4	-	pF
t _{ADCREG_}	ADC LDO startup time	-	-	- 5 10		μs
t _{STAB}	ADC power-up time	LDO already started		1		
t _{CAL}	Offset and linearity calibration time	-		16384		
t _{OFF_CAL}	Offset calibration time	-		1280		
	Trigger conversion latency	CKMODE = 00	1.5	2	2.5	
	for regular and injected	CKMODE = 01	-	-	2	
t _{LATR}	channels without aborting the conversion	CKMODE = 10			2.25	
	the conversion	CKMODE = 11			2.125	1/f _{ADC}
	Trigger conversion latency	CKMODE = 00	2.5	3	3.5	
	for regular and injected	CKMODE = 01	-	-	3	
t _{LATRINJ}	channels when a regular conversion is aborted	CKMODE = 10	-	-	3.25	
	CONVENSION IS ADDITIED	CKMODE = 11	-	-	3.125	
t _S	Sampling time	-	1.5	-	640.5	
t _{CONV}	Total conversion time (including sampling time)	N-bit resolution	_	t _S + 0.5 + N/2 (9 to 648 cycles in 14-bit mode)		

^{1.} Guaranteed by design.

^{2.} Depending on the package, V_{REF+} can be internally connected to V_{DDA} and V_{REF-} to V_{SSA} .

Table 85. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	I	tions ⁽⁴⁾	Min	Тур	Max	Unit		
		Single	BOOST = 1	-	±6	-			
F.T.	Total	ended	BOOST = 0	-	±8	-	1		
ET	unadjusted error	Differential	BOOST = 1	-	±10	-			
		Differential	BOOST = 0	-	±16	-			
		Single	BOOST = 1	-	2	-			
ED	Differential linearity	ended	BOOST = 0	-	1	-	±LSB		
ED	error	Differential	BOOST = 1	-	8	-	TLOD		
		Dillerential	BOOST = 0	-	2	-			
		Single	BOOST = 1	-	±6	-			
	Integral linearity	ended	BOOST = 0	-	±4	-			
	error	•	Differential	BOOST = 1	-	±6	-		
				Dilleteritial	BOOST = 0	-	±4	-	
	Effective number of bits	Single	BOOST = 1	-	11.6	-			
ENOP(5)		ended	BOOST = 0	-	12	-	bits		
LNOB		bits (2 MSPS)	Differential	BOOST = 1	-	13.3	-	Dits	
	(2 101373)	Dillerential	BOOST = 0	-	13.5	-			
	Signal-to-	Single	BOOST = 1	-	71.6	-			
SINAD ⁽⁵⁾	noise and distortion	ended	BOOST = 0	-	74	-			
SINAD	ratio	Differential	BOOST = 1	-	81.83	-			
	(2 MSPS)	Dilleteritial	BOOST = 0	-	83	-			
		Single	BOOST = 1	-	72	-			
SNR ⁽⁵⁾	Signal-to- noise ratio	ended	BOOST = 0	-	74	-	dB		
SINK	(2 MSPS)	Differential	BOOST = 1	-	82	-] ub		
		Dilleteritial	BOOST = 0	-	83	-			
		Single	BOOST = 1	-	-78	-			
THD ⁽⁵⁾	Total harmonic	ended	BOOST = 0	-	-80	-			
י יטוווי	distortion	Differential	BOOST = 1	-	-90	-			
				Dilloretitial	BOOST = 0	-	-95	-	

- 1. Guaranteed by characterization for BGA packages, the values for LQFP packages might differ.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. The above table gives the ADC performance in 16-bit mode.
- 4. ADC clock frequency \leq 36 MHz, 2 V \leq V_{DDA} \leq 3.3 V, 1.6 V \leq V_{REF} \leq V_{DDA}, BOOSTEN (for I/O) = 1.
- 5. ENOB, SINAD, SNR and THD are specified for $V_{\rm DDA}$ = $V_{\rm REF}$ = 3.3 V.

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion



being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for $I_{\text{INJ(PIN)}}$ and $\Sigma I_{\text{INJ(PIN)}}$ in Section 6.3.15 does not affect the ADC accuracy.




Figure 34. ADC accuracy characteristics (12-bit resolution)

- Example of an actual transfer curve.
- Ideal transfer curve.
- End point correlation line.
- E_T = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO = Offset Error: deviation between the first actual transition and the first ideal one. EG = Gain Error: deviation between the last ideal transition and the last actual one.

 - ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.
 - EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.

DS12556 Rev 2




Figure 35. Typical connection diagram using the ADC

- 1. Refer to *Table 84* for the values of R_{AIN}, R_{ADC} and C_{ADC}.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high C_{parasitic} value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced.

577

MSv50648V1


General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 36 or Figure 37, depending on whether V_{RFF+} is connected to V_{DDA} or not. The 100 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

STM32 $V_{\mathsf{REF}^+}{}^{\!(1)}$ 1 μF // 100 nF V_{DDA} $1 \mu F // 100 nF$ $V_{SSA}\!/V_{REF+}{}^{(1)}$

Figure 36. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})

 V_{REF+} input is available on all package whereas the V_{REF-} s available only on UFBGA176+25 and TFBGA240+25. When V_{REF-} is not available, it is internally connected to V_{DDA} and V_{SSA} .



 V_{REF+} input is available on all package whereas the V_{REF-} s available only on UFBGA176+25 and TFBGA240+25. When V_{REF-} is not available, it is internally connected to V_{DDA} and V_{SSA} .

DS12556 Rev 2 155/201

6.3.21 DAC electrical characteristics

Table 86. DAC characteristics⁽¹⁾

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit	
V_{DDA}	Analog supply voltage		-	1.8	3.3	3.6		
V _{REF+}	Positive reference voltage		-	1.80	-	V_{DDA}	V	
V _{REF-}	Negative reference voltage	-		-	V _{SSA}	-	·	
R _L	Resistive Load	DAC output	connected to V _{SSA}	5	-	-		
11	Tresistive Load	buffer ON	connected to V _{DDA}	25	ı	-	kΩ	
R _O ⁽²⁾	Output Impedance	DAC output	buffer OFF	10.3	13	16		
	Output impedance sample	DAC output	V _{DD} = 2.7 V	-	-	1.6		
R _{BON}	R _{BON} and hold mode, output buffer ON	K _{BON} Tand noid mode, output L	DAC output buffer ON	V _{DD} = 2.0 V	1	-	2.6	kΩ
	Output impedance sample	DAC output	V _{DD} = 2.7 V	-	-	17.8		
R _{BOFF}	and hold mode, output buffer OFF	buffer OFF	V _{DD} = 2.0 V	-	-	18.7	kΩ	
C _L ⁽²⁾		DAC output	buffer OFF	-	-	50	pF	
C _{SH} ⁽²⁾	Capacitive Load	Sample and	Hold mode	-	0.1	1	μF	
V _{DAC_OUT}	Voltage on DAC_OUT output	DAC outpu	t buffer ON	0.2	-	V _{REF+} -0.2	V	
_	σαιραι	DAC output buffer OFF		0	-	V _{REF+}		
t _{SETTLING}	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes when DAC_OUT reaches the final value of ±0.5LSB, ±1LSB, ±2LSB, ±4LSB, ±8LSB)	Normal mode, DAC output buffer OFF, ±1LSB C _L =10 pF		-	1.7 ⁽²⁾	2 ⁽²⁾	μs	
t _{WAKEUP} (3)	Wakeup time from off state (setting the Enx bit in the DAC Control register) until the ±1LSB final value	Normal mode, DAC output buffer ON, $C_L \le 50$ pF, $R_L = 5$ kΩ		-	5	7.5	μs	
V _{offset} ⁽²⁾	Middle code offset for 1	V _{REF+}	= 3.6 V	-	850	-	\/	
v offset` ′	trim code step	V _{REF+}	= 1.8 V	-	425	-	μV	



Table 86. DAC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
		DAC output	No load, middle code (0x800)	-	360	-	
I _{DDA(DAC)}	DAC quiescent	buffer ON	No load, worst code (0xF1C)	-	490	-	
	consumption from V _{DDA}	DAC output buffer OFF	No load, middle/worst code (0x800)	-	20	-	
		Sample and Hold mode, C _{SH} =100 nF		-	360*T _{ON} / (T _{ON} +T _{OFF})	-	
	DAC consumption from V_{REF+}	DAC output	No load, middle code (0x800)	-	170	-	μA
		buffer ON	No load, worst code (0xF1C)	-	170	-	
I _{DDV} (DAC)		DAC output buffer OFF	No load, middle/worst code (0x800)	-	160	-	
		Sample and Hold mode, Buffer ON, C _{SH} =100 nF (worst code)		-	170*T _{ON} / (T _{ON} +T _{OFF})	-	
			Sample and Hold mode, Buffer OFF, C _{SH} =100 nF (worst code)		160*T _{ON} / (T _{ON} +T _{OFF})	-	

- 1. Guaranteed by characterization results.
- 2. Guaranteed by design.
- 3. In buffered mode, the output can overshoot above the final value for low input code (starting from the minimum value).

Table 87. DAC accuracy⁽¹⁾

Symbol	Parameter	Cond	litions	Min	Тур	Max	Unit
DNL	Differential non	DAC outpu	it buffer ON	-	±2	-	LSB
DIVL	linearity ⁽²⁾	DAC output	DAC output buffer OFF		±2	-	LOD
INL	Integral non linearity ⁽³⁾	DAC output buffer ON, $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$		-	±4	-	LSB
INL	integral non intearity.	DAC output buffer OFF, $C_L \le 50 \text{ pF, no R}_L$		-	±4	-	LOD
		DAC output buffer ON,	V _{REF+} = 3.6 V	1	1	±12	
Offset	Offset error at code 0x800 ⁽³⁾	$C_L \le 50 \text{ pF},$ $R_L \ge 5 \text{ k}\Omega$	V _{REF+} = 1.8 V	-	-	±25	LSB
		DAC output buffer OFF, $C_L \le 50 \text{ pF, no R}_L$		-	-	±8	
Offset1	Offset error at code 0x001 ⁽⁴⁾	•	buffer OFF, pF, no R _L	-	-	±5	LSB



DS12556 Rev 2 157/201

Symbol	Parameter	Conditions		Min	Тур	Max	Unit		
OffsetCal	Offset error at code buffer Ox800 after factory		V _{REF+} = 3.6 V	-	-	±5	LSB		
Olisetodi	calibration	$C_L \le 50 \text{ pF},$ $R_L \ge 5 \text{ k}\Omega$	V _{REF+} = 1.8 V	-	-	±7	LOB		
Gain	Gain error ⁽⁵⁾	DAC output buffer ON, $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$ DAC output buffer OFF, $C_L \le 50$ pF, no R_L		-	-	±1	%		
Gairi	DAC			-	-	±1	70		
TUE	Total unadjusted error	DAC output buffer OFF, C _L ≤ 50 pF, no R _L		-	-	±12	LSB		
SNR	Signal-to-noise ratio ⁽⁶⁾	DAC output buffer ON,C _L \leq 50 pF, R _L \geq 5 k Ω , 1 kHz, BW = 500 KHz		1	67.8	1	dB		
SINAD	Signal-to-noise and distortion ratio ⁽⁶⁾	DAC output buffer ON, $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$, 1 kHz				1	67.5	-	dB
ENOB	Effective number of bits	DAC output buffer ON, $C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$, 1 kHz		-	10.9	-	bits		

Table 87. DAC accuracy⁽¹⁾ (continued)

- 1. Guaranteed by characterization.
- 2. Difference between two consecutive codes minus 1 LSB.
- 3. Difference between the value measured at Code i and the value measured at Code i on a line drawn between Code 0 and last Code 4095.
- 4. Difference between the value measured at Code (0x001) and the ideal value.
- Difference between the ideal slope of the transfer function and the measured slope computed from code 0x000 and 0xFFF when the buffer is OFF, and from code giving 0.2 V and (V_{REF+} - 0.2 V) when the buffer is ON.
- 6. Signal is -0.5dBFS with $F_{sampling}$ =1 MHz.




Figure 38. 12-bit buffered /non-buffered DAC

The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.



6.3.22 Voltage reference buffer characteristics

Table 88. VREFBUF characteristics⁽¹⁾

Symbol	Parameter	Conditio	ons	Min	Тур	Max	Unit	
			VSCALE = 000	2.8	3.3	3.6		
		Nammal made	VSCALE = 001	2.4	-	3.6		
		Normal mode	VSCALE = 010	2.1	-	3.6		
V	Analog aupply valtage		VSCALE = 011	1.8	-	3.6		
V_{DDA}	Analog supply voltage		VSCALE = 000	1.62	-	2.80		
		Degraded mode	VSCALE = 001	1.62	-	2.40		
		Degraded mode	VSCALE = 010	1.62	-	2.10		
			VSCALE = 011	1.62	ı	1.80		
			VSCALE = 000	-	2.5	-		
		Normal mode	VSCALE = 001	-	2.048	-	V	
		Normal mode	VSCALE = 010	-	1.8	-		
			VSCALE = 011	-	1.5	-		
V _{REFBUF}	Voltage Reference Buffer Output		VSCALE = 000	V _{DDA} - 150 mV	-	V_{DDA}		
_OUT	_001	Degraded mode ⁽²⁾	VSCALE = 001	V _{DDA} - 150 mV	-	V _{DDA}		
		Degraded mode	VSCALE = 010	V _{DDA} - 150 mV	-	V_{DDA}		
			VSCALE = 011	V _{DDA} - 150 mV	-	V_{DDA}		
TRIM	Trim step resolution	-	-	-	±0.05	±0.2	%	
C _L	Load capacitor	-	-	0.5	1	1.50	uF	
esr	Equivalent Serial Resistor of C _L	-	-	-	-	2	Ω	
I _{load}	Static load current	-	-	-	-	4	mA	
	Line regulation	281/41/ 4261/	I _{load} = 500 μA	-	200	-	nnm/\/	
I _{line_reg}	Line regulation	$2.8 \text{ V} \le \text{V}_{\text{DDA}} \le 3.6 \text{ V}$	I _{load} = 4 mA	-	100	-	ppm/V	
I _{load_reg}	Load regulation	500 μA ≤ I _{LOAD} ≤ 4 mA	Normal Mode	-	50	-	ppm/ mA	
Т "	Temperature coefficient	-40 °C < T _J < +105 °C	-	-	-	T _{coeff} xV _{REFINT} + 50	ppm/	
T _{coeff}	Temperature coefficient	0 °C < T _J < +50 °C	-	-	-	T _{coeff} xV _{REFINT} + 50	°C	
PSRR	Power supply rejection	DC	-	-	60	-	dB	
FORK	i ower supply rejection	100KHz	-	-	40	-	uĎ	



DS12556 Rev 2 159/201

(
Symbol	Parameter	Condition	Min	Тур	Max	Unit		
		C _L =0.5 μF	-	-	300	-		
t _{START}	t _{START} Start-up time	C _L =1 μF	-	-	500	-	μs	
		C _L =1.5 μF	-	-	650	-		
I _{INRUSH}	Control of maximum DC current drive on V _{REFBUF_OUT} during startup phase ⁽³⁾	-		-	8	-	mA	
	VREFBUF	I _{LOAD} = 0 μA	-	-	15	25		
	consumption from	I _{LOAD} = 500 μA	-	-	16	30	μΑ	
	V_{DDA}	I _{LOAD} = 4 mA	-	-	32	50		

Table 88. VREFBUF characteristics⁽¹⁾ (continued)

- 1. Guaranteed by design.
- 2. In degraded mode, the voltage reference buffer cannot accurately maintain the output voltage (V_{DDA} -drop voltage).
- 3. To properly control VREFBUF I_{INRUSH} current during the startup phase and the change of scaling, V_{DDA} voltage should be in the range of 1.8 V-3.6 V, 2.1 V-3.6 V, 2.4 V-3.6 V and 2.8 V-3.6 V for VSCALE = 011, 010, 001 and 000, respectively.

6.3.23 Temperature sensor characteristics

Table 89. Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature		-	3	°C
Avg_Slope ⁽²⁾	Average slope		2	-	mV/°C
V ₃₀ ⁽³⁾	Voltage at 30°C ± 5 °C		0.62	-	V
t _{start_run} (1)	Startup time in Run mode (buffer startup)	-	-	25.2	110
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	9	-	-	μs
I _{sens} ⁽¹⁾	Sensor consumption		0.18	0.31	
I _{sensbuf} ⁽¹⁾	Sensor buffer consumption	-	3.8	6.5	μA

- 1. Guaranteed by design.
- 2. Guaranteed by characterization.
- 3. Measured at V_{DDA} = 3.3 V \pm 10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte.

Table 90. Temperature sensor calibration values

Symbol	Parameter	Memory address
TS_CAL1	Temperature sensor raw data acquired value at 30 °C, V _{DDA} =3.3 V	0x1FF1 E820 -0x1FF1 E821
TS_CAL2	Temperature sensor raw data acquired value at 110 °C, V _{DDA} =3.3 V	0x1FF1 E840 - 0x1FF1 E841



6.3.24 V_{BAT} monitoring characteristics

Table 91. V_{BAT} monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	26	-	ΚΩ
Q	Ratio on V _{BAT} measurement		4	-	-
Er ⁽¹⁾	Error on Q	-10	-	+10	%
t _{S_vbat} (1)	ADC sampling time when reading V _{BAT} input	9	-	-	μs

^{1.} Guaranteed by design.

Table 92. V_{BAT} charging characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Unit
D	P Batteny charging register	VBRS in PWR_CR3= 0	-	5	-	ΚΩ
R _{BC} Battery charging resistor	VBRS in PWR_CR3= 1		1.5		1332	

6.3.25 Voltage booster for analog switch

Table 93. Voltage booster for analog switch characteristics⁽¹⁾

<u> </u>									
Symbol	Parameter	Condition	Min	Тур	Max	Unit			
V_{DD}	Supply voltage	-	1.62	2-6	3.6	V			
t _{SU(BOOST)}	Booster startup time	-	-	-	50	μs			
I _{DD(BOOST)} Booster consum	Rocetor consumption	1.62 V ≤ V _{DD} ≤ 2.7 V	-	-	125	μA			
	Booster consumption	2.7 V < V _{DD} < 3.6 V	-	-	250	μΑ			

^{1.} Guaranteed by characterization results.

577

DS12556 Rev 2 161/201

6.3.26 Comparator characteristics

Table 94. COMP characteristics⁽¹⁾

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage		-	1.62	3.3	3.6	
V _{IN}	Comparator input voltage range		-	0	-	V_{DDA}	V
V _{BG} ⁽²⁾	Scaler input voltage		-	Refe	er to V _{RI}	EFINT	
V _{SC}	Scaler offset voltage		-	-	±5	±10	mV
1	Scaler static consumption	BRG_EN=0 (bridge disable)		-	0.2	0.3	
IDDA(SCALER)	from V _{DDA}	BRG_EN=1 (bridge enable)		-	0.8	1	μA
t _{START_SCALER}	Scaler startup time		-	-	140	250	μs
	Comparator startup time to		speed mode	-	2	5	
t _{START}	reach propagation delay	Med	dium mode	-	5	20	μs
	specification	Ultra-lo	w-power mode	-	15	80	
	Propagation delay for	High-speed mode		-	50	80	ns
	200 mV step with 100 mV	Medium mode		-	0.5	1.2	
	overdrive	Ultra-low-power mode		-	2.5	7	μs
	Propagation delay for step	High-	speed mode	-	50	120	ns
	> 200 mV with 100 mV overdrive only on positive	Medium mode		-	0.5	1.2	
	inputs	Ultra-lo	w-power mode	-	2.5	7	μs
V _{offset}	Comparator offset error	Full comr	non mode range	-	±5	±20	mV
		No hysteresis		-	0	-	mV
	0	Low hysteresis		-	10	-	
V_{hys}	Comparator hysteresis	Medium hysteresis		-	20	-	
		High	n hysteresis	-	30	-	
			Static	-	400	600	
		Ultra-low- power mode	With 50 kHz ±100 mV overdrive square signal	-	800	-	nA
			Static	-	5	7	
I _{DDA} (COMP)	Comparator consumption from V _{DDA}	Medium mode	With 50 kHz ±100 mV overdrive square signal	-	6	-	
			Static	-	70	100	μA
		High-speed mode	With 50 kHz ±100 mV overdrive square signal	-	75	-	

^{1.} Guaranteed by design, unless otherwise specified.



^{2.} Refer to Table 26: Embedded reference voltage.

6.3.27 Operational amplifiers characteristics

Table 95. OPAMP characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{DDA}	Analog supply voltage Range	-	2	3.3	3.6	V	
CMIR	Common Mode Input Range	-	0	-	V _{DDA}] V	
		25°C, no load on output	-	-	±1.5		
VI _{OFFSET}	Input offset voltage	All voltages and temperature, no load	-	-	±2.5	mV	
ΔVI _{OFFSET}	Input offset voltage drift	-	-	±3.0	-	μV/°C	
TRIMOFFSETP TRIMLPOFFSETP	Offset trim step at low common input voltage (0.1*V _{DDA})	-	-	1.1	1.5	- mV	
TRIMOFFSETN TRIMLPOFFSETN	Offset trim step at high common input voltage (0.9*V _{DDA})	-	-	1.1	1.5	·	
I _{LOAD}	Drive current	-	-	-	500	μА	
I _{LOAD_PGA}	Drive current in PGA mode	-	-	-	270		
C _{LOAD}	Capacitive load	-	-	-	50	pF	
CMRR	Common mode rejection ratio	-	-	80	-	dB	
PSRR	Power supply rejection ratio	$C_{LOAD} \le 50 \text{pf } /$ $R_{LOAD} \ge 4 \text{ k}\Omega^{(2)} \text{ at 1 kHz},$ $V_{com} = V_{DDA} / 2$	50	66	-	dB	
GBW	Gain bandwidth for high supply range	-	4	7.3	12.3	MHz	
SR	Slew rate (from 10% and	Normal mode	-	3	-	\//uo	
SK	90% of output voltage)	High-speed mode	-	30	-	V/µs	
AO	Open loop gain	-	59	90	129	dB	
φm	Phase margin	-	-	55	-	0	
GM	Gain margin	<u>-</u>	-	12	-	dB	



Table 95. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	C	onditions	Min	Тур	Max	Unit
V _{OHSAT}	High saturation voltage		or R _{LOAD} =min ⁽²⁾ , put at V _{DDA}	V _{DDA} -100 mV	-	-	mV
V _{OLSAT}	Low saturation voltage	I _{load} =max	or R _{LOAD} =min ⁽²⁾ , nput at 0 V	-	-	100	
t	Wake up time from OFF	Normal mode	$C_{LOAD} \le 50 pf$, $R_{LOAD} \ge 4 k\Omega^{(2)}$, follower configuration	-	0.8	3.2	II.e
t _{WAKEUP}	state	High speed	$C_{LOAD} \le 50 pf$, $R_{LOAD} \ge 4 k\Omega^{(2)}$, follower configuration	-	0.9	2.8	- μs
			-	-	2	i	-
	Non inverting gain value		-		4	i	-
	Tron inverting gain value	-		-	8	-	-
PGA gain			-	-	16	-	-
i ortgani			-	-	-1	ı	-
	Inverting gain value		-	-	-3	-	-
	mverting gain value		-	-	-7	-	-
			-	-	-15	i	-
		PGA Gain=2		-	10/10	ı	
	R2/R1 internal resistance	PGA Gain=4		-	30/10	ı	
	values in non-inverting PGA mode ⁽³⁾	PGA Gain=8		-	70/10	-	
		PC	PGA Gain=16		150/10	-	kΩ/
R _{network}		P	GA Gain=-1	-	10/10	-	kΩ
	R2/R1 internal resistance	P	GA Gain=-3	_	30/10	-	
	values in inverting PGA mode ⁽³⁾	P(GA Gain=-7	_	70/10	_	-
	mode		GA Gain=-15	-	150/10	-	
Delta R	Resistance variation (R1 or R2)	-		-15	-	15	%
			Gain=2	-	GBW/2	-	
DO4 514	PGA bandwidth for	Gain=4 Gain=8 Gain=16		-	GBW/4	-	- MHz
PGA BW	different non inverting gain			-	GBW/8	-	
				-	GBW/16	-	



Table 95. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	С	onditions	Min	Тур	Max	Unit
en	Voltage noise density	at 1 KHz	output loaded with 4 kΩ	-	140	-	nV/√
		at 10 KHz		-	55	-	Hz
	OPAMP consumption from	Normal mode	no Load,	-	570	1000	
IDDA(OPAMP)	V_{DDA}	High- speed mode	quiescent mode, follower	-	610	1200	μΑ

^{1.} Guaranteed by design, unless otherwise specified.



DS12556 Rev 2 165/201

^{2.} R_{LOAD} is the resistive load connected to VSSA or to VDDA.

^{3.} R2 is the internal resistance between the OPAMP output and th OPAMP inverting input. R1 is the internal resistance between the OPAMP inverting input and ground. PGA gain = 1 + R2/R1.

6.3.28 Digital filter for Sigma-Delta Modulators (DFSDM) characteristics

Unless otherwise specified, the parameters given in *Table 96* for DFSDM are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (DFSDMx_CKINx, DFSDMx_DATINx, DFSDMx_CKOUT for DFSDMx).

Table 96. DFSDM measured timing 1.62-3.6 V⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{DFSDMCLK}	DFSDM clock	1.62 V < V _{DD} < 3.6 V	-	-	f _{SYSCLK}	
f _{CKIN} (1/T _{CKIN})		SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), 1.62 V < V _{DD} < 3.6 V	-	-	20 (f _{DFSDMCLK} /4)	
	External clock mod (SPICKSEL[1:0]=0 $2.7 < V_{DD} < 3.6 \text{ N}$ Input clock frequency SPI mode (SITP[1:0]=0 $(SPICKSEL[1:0]\neq 0)$ $1.62 < V_{DD} < 3.6 \text{ N}$ SPI mode (SITP[1:0]=0 $(SPICKSEL[1:0]\neq 0)$ $(SPICKSEL[1:0]\neq 0)$ $(SPICKSEL[1:0]\neq 0)$	SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), 2.7 < V _{DD} < 3.6 V	-	-	20 (f _{DFSDMCLK} /4)	
		SPI mode (SITP[1:0]=0,1), Internal clock mode (SPICKSEL[1:0] \neq 0), 1.62 < V _{DD} < 3.6 V	-	-	20 (f _{DFSDMCLK} /4)	MHz
		SPI mode (SITP[1:0]=0,1), Internal clock mode (SPICKSEL[1:0]≠0), 2.7 < V _{DD} < 3.6 V	-	-	20 (f _{DFSDMCLK} /4)	
f _{СКОИТ}	Output clock frequency	1.62 < V _{DD} < 3.6 V	-	-	20	
DuCy _{CKOUT}	Output clock frequency duty cycle	1.62 < V _{DD} < 3.6 V	45	50	55	%

Table 96. DFSDM measured timing 1.62-3.6 V⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{wh(CKIN)}	Input clock high and low time	SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), 1.62 < V _{DD} < 3.6 V	TCKIN/2 - 0.5	T _{CKIN} /2	-	
t _{su}	Data input setup time	SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), 1.62 < V _{DD} < 3.6 V	4	-	-	
t _h	Data input hold time	SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), 1.62 < V _{DD} < 3.6 V	0.5	-	-	ns
T _{Manchester}	Manchester data period (recovered clock period)	Manchester mode (SITP[1:0]=2,3), Internal clock mode (SPICKSEL[1:0]≠0), 1.62 < V _{DD} < 3.6 V	(CKOUTDIV+1) * T _{DFSDMCLK}	-	(2*CKOUTDIV) * T _{DFSDMCLK}	

^{1.} Guaranteed by characterization results.






Figure 39. Channel transceiver timing diagrams

6.3.29 Camera interface (DCMI) timing specifications

Unless otherwise specified, the parameters given in *Table 97* for DCMI are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage summarized in Table 22: General operating conditions, with the following configuration:

- DCMI_PIXCLK polarity: falling
- DCMI VSYNC and DCMI HSYNC polarity: high
- Data formats: 14 bits
- Capacitive load C=30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Symbol **Parameter** Min Max Unit Frequency ratio DCMI_PIXCLK/f_{rcc c ck} 0.4 DCMI PIXCLK Pixel clock input 80 MHz % Pixel clock input duty cycle 30 70 D_{Pixel} Data input setup time 1 t_{su(DATA)} Data input hold time 1 t_{h(DATA)} t_{su(HSYNC)} DCMI_HSYNC/DCMI_VSYNC input setup time ns 1.5

Table 97. DCMI characteristics⁽¹⁾

t_{su(VSYNC)} t_{h(HSYNC)}

t_{h(VSYNC)}




Figure 40. DCMI timing diagram

DCMI_HSYNC/DCMI_VSYNC input hold time

DS12556 Rev 2 169/201

1

^{1.} Guaranteed by characterization results.

6.3.30 LCD-TFT controller (LTDC) characteristics

Unless otherwise specified, the parameters given in *Table 98* for LCD-TFT are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage summarized in *Table 22: General operating conditions*, with the following configuration:

- LCD_CLK polarity: high
- LCD_DE polarity: low
- LCD_VSYNC and LCD_HSYNC polarity: high
- Pixel formats: 24 bits
- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C=30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- I/O compensation cell enabled

Table 98. LTDC characteristics (1)

Symbol	Parameter	Conditions	Min	Max	Unit
_		2.7 V < V _{DD} < 3.6 V, 20 pF	-	150	
f _{CLK}	LTDC clock output frequency	2.7 V < V _{DD} < 3.6 V	-	133	MHz
		1.62 V < V _{DD} < 3.6 V	-	90	
D _{CLK}	LTDC clock output duty cycle	-	45	55	%
t _{w(CLKH),} t _{w(CLKL)}	Clock High time, low time		t _{w(CLK)} /2-0.5	t _{w(CLK)} /2+0.5	
t _{v(DATA)}	Data output valid time		-	0.5	
t _{h(DATA)}	Data output hold time		0	-	
$\begin{array}{c} t_{v(\text{HSYNC}),} \\ t_{v(\text{VSYNC}),} \\ t_{v(\text{DE})} \end{array}$	HSYNC/VSYNC/DE output valid time		-	0.5	ns
t _{h(HSYNC)} , t _{h(VSYNC)} , t _{h(DE)}	HSYNC/VSYNC/DE output hold time		0.5	-	

^{1.} Guaranteed by characterization results.

577





Figure 41. LCD-TFT horizontal timing diagram





DS12556 Rev 2

6.3.31 Timer characteristics

The parameters given in *Table 99* are guaranteed by design.

Refer to Section 6.3.15: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 99. TIMx characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions ⁽³⁾	Min	Max	Unit
t _{res(TIM)}	Timer resolution time	AHB/APBx prescaler=1 or 2 or 4, f _{TIMxCLK} = 200 MHz	1	-	t _{TIMxCLK}
	Timer resolution time	AHB/APBx prescaler>4, f _{TIMxCLK} = 100 MHz	1	-	t _{TIMxCLK}
f _{EXT}	Timer external clock frequency on CH1 to CH4	f _{TIMxCLK} = 200 MHz	0	f _{TIMxCLK} /2	MHz
Res _{TIM}	Timer resolution		-	16/32	bit
t _{MAX_COUNT}	Maximum possible count with 32-bit counter	-	-	65536 × 65536	t _{TIMxCLK}

^{1.} TIMx is used as a general term to refer to the TIM1 to TIM17 timers.

47/

^{2.} Guaranteed by design.

^{3.} The maximum timer frequency on APB1 or APB2 is up to 200 MHz, by setting the TIMPRE bit in the RCC_CFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = rcc_hclk1, otherwise TIMxCLK = $4x F_{rcc_pclkx_d2}$.

6.3.32 Communications interfaces

I²C interface characteristics

The I²C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s.
- Fast-mode Plus (Fm+): with a bit rate up to 1Mbit/s.

The I²C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0433 reference manual) and when the i2c_ker_ck frequency is greater than the minimum shown in the table below:

Table 100. Millimum 126_kei_ck frequency in all 120 modes						
Symbol	Parameter	Condition		Min	Unit	
1 T(1/C(C1K) 1		Standard-mode		2		
	I2CCLK frequency	Fast-mode	Analog filter ON DNF=0	8		
			Analog filter OFF DNF=1	9	MHz	
		East mode Plus	Analog filter ON DNF=0	17		
		Fast-mode Plus	Analog filter OFF DNF=1	16		

Table 100. Minimum i2c ker ck frequency in all I2C modes

The SDA and SCL I/O requirements are met with the following restrictions:

- The SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.
- The 20 mA output drive requirement in Fast-mode Plus is not supported. This limits the maximum load C_{load} supported in Fm+, which is given by these formulas:

$$\begin{aligned} t_{r(SDA/SCL)} = & 0.8473 x R_p x C_{load} \\ R_{p(min)} = & (V_{DD} - V_{OL(max)}) / I_{OL(max)} \end{aligned}$$

Where R_p is the I2C lines pull-up. Refer to *Section 6.3.15: I/O port characteristics* for the I2C I/Os characteristics.

All I²C SDA and SCL I/Os embed an analog filter. Refer to *Table 101* for the analog filter characteristics:

Table 101. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by design.
- 2. Spikes with widths below t_{AF(min)} are filtered.
- 3. Spikes with widths above $t_{\mathsf{AF}(\mathsf{max})}$ are not filtered.

577

DS12556 Rev 2 173/201

SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 102* for the SPI interface are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- I/O compensation cell enabled
- HSLV activated when VDD ≤ 2.7 V

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 102. SPI dynamic characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{SCK}		Master mode 1.62 V≤V _{DD} ≤3.6 V			90		
		Master mode 2.7 V≤V _{DD} ≤3.6 V SPI1,2,3		133	133		
		Master mode 2.7 V≤V _{DD} ≤3.6 V SPI4,5,6	-		100		
	SPI clock frequency	Slave receiver mode 1.62 V≤V _{DD} ≤3.6 V SPI1,2,3			MHz		
			Slave receiver mode 1.62 V≤V _{DD} ≤3.6 V SPI4,5,6	_		100	
		Slave mode transmitter/full duplex 2.7 V≤V _{DD} ≤3.6 V				31	
		Slave mode transmitter/full duplex 1.62 V≤V _{DD} ≤3.6 V			25		
t _{su(NSS)}	NSS setup time	Slave mode	2	-	-		
t _{h(NSS)}	NSS hold time	Slave Illoue	1	-	-	ns	
t _{w(SCKH)} , t _{w(SCKL)}	SCK high and low time	Master mode	T _{PLCK} - 2	T _{PLCK}	T _{PLCK} + 2		

Conditions Min Unit **Symbol Parameter** Тур Max Master mode 1 t_{su(MI)} Data input setup time 2 Slave mode t_{su(SI)} 2 Master mode t_{h(MI)} Data input hold time 1 Slave mode t_{h(SI)} Data output access time Slave mode 9 13 27 t_{a(SO)} Data output disable time Slave mode 0 1 5 ns t_{dis(SO)} Slave mode, 2.7 V≤V_{DD}≤3.6 V 11.5 16 $t_{v(SO)}$ Data output valid time Slave mode 1.62 V≤V_{DD}≤3.6 V 13 20 1 3 Master mode $t_{v(MO)}$ Slave mode, 1.62 V≤V_{DD}≤3.6 V 9 t_{h(SO)} Data output hold time

Table 102. SPI dynamic characteristics⁽¹⁾ (continued)

t_{h(MO)}




Figure 43. SPI timing diagram - slave mode and CPHA = 0

Master mode

0

^{1.} Guaranteed by characterization results.





Figure 44. SPI timing diagram - slave mode and CPHA = 1⁽¹⁾

1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.



1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.

577

I²S interface characteristics

Unless otherwise specified, the parameters given in *Table 103* for the I^2S interface are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- I/O compensation cell enabled

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (CK, SD, WS).

Table 103. I²S dynamic characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main clock output	-	256x8K	256xFs	MHz
f	I2S clock frequency	Master data	-	64xFs	MHz
f _{CK}	123 Clock frequency	Slave data	-	64xFs	IVII IZ
t _{v(WS)}	WS valid time	Master mode	-	3.5	
t _{h(WS)}	WS hold time N	Master mode	0	-	
t _{su(WS)}	WS setup time	Slave mode	1	-	
t _{h(WS)}	WS hold time	Slave mode	1	-	
t _{su(SD_MR)}	Data input actus time	Master receiver	1	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	1	-	ns
t _{h(SD_MR)}	Data input hold time	Master receiver	4	-	115
t _{h(SD_SR)}	Data input hold time	Slave receiver	2	-	
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)	-	20	
t _{v(SD_MT)}	Data output valid time	Master transmitter (after enable edge)	-	3	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	9	-	
t _{h(SD_MT)}	Data output noid time	Master transmitter (after enable edge)	0	-	

^{1.} Guaranteed by characterization results.



DS12556 Rev 2 177/201





Figure 46. I²S slave timing diagram (Philips protocol)⁽¹⁾

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first



LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

SAI characteristics

Unless otherwise specified, the parameters given in *Table 104* for SAI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and VDD supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are performed at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (SCK,SD,WS).

Table 104. SAI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	SAI Main clock output	-	256 x 8K	256xFs	MHz
Е.	SAI clock frequency ⁽²⁾	Master data: 32 bits	-	128xFs ⁽³⁾	MHz
F _{CK}	SAI Clock frequency.	Slave data: 32 bits	-	128xFs	IVITIZ
4	FS valid time	Master mode 2.7≤VDD≤3.6V	-	15	
t _{v(FS)}	F5 valid time	Master mode 1.71≤VDD≤3.6V	-	20	
t _{su(FS)}	FS setup time	Slave mode	7	-	
4	FS hold time	Master mode	1	-	ns
t _{h(FS)}		Slave mode	1	-	
t _{su(SD_A_MR)}	Data input setup time	Master receiver	0.5	-	
t _{su(SD_B_SR)}	Data input setup time	Slave receiver	1	-	
t _{h(SD_A_MR)}	Data input hold time	Master receiver	3.5	-	
t _{h(SD_B_SR)}	Data iriput riolu tirrie	Slave receiver	2	-	
	Data output valid time	Slave transmitter (after enable edge) 2.7≤V _{DD} ≤3.6V	-	17	
t _{v(SD_B_ST)}		Slave transmitter (after enable edge) 1.62≤V _{DD} ≤3.6V	-	20	
t _{h(SD_B_ST)}	Data output hold time	Slave transmitter (after enable edge)	7	-	
	Data output valid fire	Master transmitter (after enable edge) 2.7≤V _{DD} ≤3.6V	-	17	ns
t _{v(SD_A_MT)}	Data output valid time	Master transmitter (after enable edge) 1.62≤V _{DD} ≤3.6V	-	20	
t _{h(SD_A_MT)}	Data output hold time	Master transmitter (after enable edge)	7.55	-	

- 1. Guaranteed by characterization results.
- 2. APB clock frequency must be at least twice SAI clock frequency.
- 3. With F_S =192 kHz.




DS12556 Rev 2 179/201

1/f_{SCK} SAI_SCK_X **♦** th(FS) SAI_FS_X (output) tv(SD_MT) ◀ t_v(FS) → th(SD_MT) SAI_SD_X Slot n Slot n+2 (transmit) → th(SD_MR) ^tsu(SD_MR) ₩ SAI_SD_X Slot n (receive) MS32771V1

Figure 48. SAI master timing waveforms





MDIO characteristics

Table 105. MDIO Slave timing parameters

Symbol	Parameter		Тур	Max	Unit
F _{sDC}	Management data clock	-	-	40	MHz
t _{d(MDIO)}	Management data input/output output valid time	7	8	20	
t _{su(MDIO)}	Management data input/output setup time	4	ı	ı	ns
t _{h(MDIO)}	Management data input/output hold time	1	i	ı	

The MDIO controller is mapped on APB2 domain. The frequency of the APB bus should at least 1.5 times the MDC frequency: $F_{PCLK2} \ge 1.5 * F_{MDC}$.

47/




Figure 50. MDIO Slave timing diagram

SD/SDIO MMC card host interface (SDMMC) characteristics

Unless otherwise specified, the parameters given in *Table 106* for the SDIO/MMC interface are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- I/O compensation cell enabled
- HSLV activated when VDD ≤ 2.7 V

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output characteristics.

Table 106. Dynamic characteristics: SD / MMC characteristics, V_{DD} =2.7V to 3.6V⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f _{PP}	Clock frequency in data transfer mode	a transfer mode -		-	125	MHz		
t _{W(CKL)}	Clock low time	f _{PP} =50 MHz	9.5	10.5	-	ne		
t _{W(CKH)}	Clock high time	1pp =30 Wil 12	8.5	9.5	-	ns		
CMD, D inputs (referenced to CK) in MMC and SD HS/SDR/DDR mode								
t _{ISU}	Input setup time HS		2	-	-			
t _{IH}	Input hold time HS	f _{PP} ≥ 50 MHz	1.5	-	-	ns		
t _{IDW} ⁽³⁾	Input valid window (variable window)		3	-	-			
CMD, D out	CMD, D outputs (referenced to CK) in MMC and SD HS/SDR/DDR mode							
t _{OV}	Output valid time HS	f _{PP} ≥ 50 MHz	-	3.5	5	ne		
t _{OH}	Output hold time HS	1PP = 30 MHZ	2	-	-	ns		



DS12556 Rev 2 181/201

Table 106. Dynamic characteristics: SD / MMC characteristics, V_{DD} =2.7V to 3.6V⁽¹⁾⁽²⁾

	<u> </u>			, 00		
Symbol	Parameter	Parameter Conditions		Тур	Max	Unit
CMD, D inp	outs (referenced to CK) in SD default r	node				
t _{ISUD}	Input setup time SD	f -05 MH-	2	-	-	
t _{IHD}	Input hold time SD	f _{PP} =25 MHz	1.5	-	-	ns
CMD, D out	tputs (referenced to CK) in SD default	mode				
t _{OVD}	Output valid default time SD	f _{PP} =25 MHz	-	1	2	,,,
t _{OHD}	Output hold default time SD	ipp -20 Minz	0	-	-	ns

^{1.} Guaranteed by characterization results.

Table 107. Dynamic characteristics: eMMC characteristics, V_{DD} =1.71V to 1.9V⁽¹⁾⁽²⁾

			, 0						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f _{PP}	Clock frequency in data transfer mode	-	0	-	120	MHz			
t _{W(CKL)}	Clock low time	f _{PP} =50 MHz	9.5	10.5	-	ns			
t _{W(CKH)}	Clock high time	1pp =30 W112	8.5	9.5	-	115			
CMD, D inputs (referenced to CK) in eMMC mode									
t _{ISU}	Input setup time HS		1.5	-	-				
t _{IH}	Input hold time HS	f _{PP} ≥ 50 MHz	2	-	-	ns			
t _{IDW} ⁽³⁾	Input valid window (variable window)		3.5	-	-				
CMD, D out	CMD, D outputs (referenced to CK) in eMMC mode								
t _{OV}	Output valid time HS	f _{PP} ≥ 50 MHz	-	5	7	no			
t _{OH}	Output hold time HS	I IPP = 30 IVITZ	3	-	-	ns			

^{1.} Guaranteed by characterization results.

^{2.} Above 100 MHz, $C_L = 20 pF$.

^{3.} The minimum window of time where the data needs to be stable for proper sampling in tuning mode.

^{2.} $C_L = 20 pF$.

^{3.} The minimum window of time where the data needs to be stable for proper sampling in tuning mode.




Figure 51. SDIO high-speed mode

Figure 52. SD default mode




Figure 53. DDR mode $t_{(\mathsf{CK})} \\$ $t_{\text{w}(\text{CKL})}$ Clock $t_{vf(OUT)}$ $t_{\text{hr}(\text{OUT})}$ t_{hf(OUT)} t_{vr(OUT)} Data output D0 D1 D2 D3 D4 D5 $t_{sf(IN)} t_{hf(IN)}$ $t_{sr(IN)}t_{hr(IN)}$ Data input D0 D1 D2 D3 D4 D5 MSv36879V

CAN (controller area network) interface

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (FDCANx_TX and FDCANx_RX).



DS12556 Rev 2 183/201

USB OTG_FS characteristics

The USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-speed device operation).

Symbol Parameter Condition Min Тур Max Unit USB transceiver operating $3.0^{(1)}$ 3.6 ٧ $V_{DD33USB}$ voltage Embedded USB DP pull-up 900 1250 1600 R_{PUI} value during idle Embedded USB DP pull-up 1400 2300 3200 Ω R_{PUR} value during reception Driver high Output driver impedance⁽²⁾ 28 36 44 Z_{DRV} and low

Table 108. USB OTG_FS electrical characteristics

USB OTG_HS characteristics

Unless otherwise specified, the parameters given in *Table 109* for ULPI are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 20 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}.

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output characteristics.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{SC}	Control in (ULPI_DIR, ULPI_NXT) setup time	-	0.5	-	-	
t _{HC}	Control in (ULPI_DIR, ULPI_NXT) hold time	-	6.5	-	-	
t _{SD}	Data in setup time	-	2.5	-	-	
t _{HD}	Data in hold time	-	0	-	-	
		2.7 V < V _{DD} < 3.6 V, C _L = 20 pF	-	6.5	8.5	ns
t _{DC} /t _{DD}	Data/control output delay	-	-			
		1.7 V < V _{DD} < 3.6 V, C _L = 15 pF	-	6.5	13	

Table 109. Dynamic characteristics: USB ULPI⁽¹⁾

184/201 DS12556 Rev 2

The USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7 to 3.0 V voltage range.

^{2.} No external termination series resistors are required on USB_DP (D+) and USB_DM (D-); the matching impedance is already included in the embedded driver.

^{1.} Guaranteed by characterization results.




Figure 54. ULPI timing diagram

Ethernet characteristics

Unless otherwise specified, the parameters given in *Table 110*, *Table 111* and *Table 112* for SMI, RMII and MII are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 20 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}.

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output characteristics.

Table 110 gives the list of Ethernet MAC signals for the SMI and *Figure 55* shows the corresponding timing diagram.

Table 110. Dynamics characteristics: Ethernet MAC signals for SMI⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
t_{MDC}	MDC cycle time(2.5 MHz)	400	400	403	
T _{d(MDIO)}	Write data valid time	1	1.5	3	ne
t _{su(MDIO)}	Read data setup time	8	-	-	ns
t _{h(MDIO)}	Read data hold time	0	-	-	

1. Guaranteed by characterization results.

577

DS12556 Rev 2 185/201




Figure 55. Ethernet SMI timing diagram

Table 111 gives the list of Ethernet MAC signals for the RMII and *Figure 56* shows the corresponding timing diagram.

Table 111. Dynamics characteristics: Ethernet MAC signals for RMII⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
t _{su(RXD)}	Receive data setup time	2	-	-	
t _{ih(RXD)}	Receive data hold time	3	-	-	
t _{su(CRS)}	Carrier sense setup time	2.5	-	-	20
t _{ih(CRS)}	Carrier sense hold time	2	-	-	ns
t _{d(TXEN)}	Transmit enable valid delay time	4	4.5	7	
t _{d(TXD)}	Transmit data valid delay time	7	7.5	11.5	

^{1.} Guaranteed by characterization results.

RMII_REF_CLK

RMII_TX_EN
RMII_TXD[1:0]

tsu(RXD)
tsu(CRS)

tih(RXD)
tih(CRS)

RMII_RXD[1:0]
RMII_CRS_DV

Figure 56. Ethernet RMII timing diagram

Table 112 gives the list of Ethernet MAC signals for MII and *Figure 57* shows the corresponding timing diagram.

DS12556 Rev 2

186/201

Symbol	Parameter	Min	Тур	Max	Unit
t _{su(RXD)}	Receive data setup time	2	-	-	
t _{ih(RXD)}	Receive data hold time	3	-	-	
t _{su(DV)}	Data valid setup time	1.5	-	-	
t _{ih(DV)}	Data valid hold time	1	-	-	ns
t _{su(ER)}	Error setup time	1.5	-	-	115
t _{ih(ER)}	Error hold time	0.5	-	-	
t _{d(TXEN)}	Transmit enable valid delay time	4.5	6.5	11	
t _{d(TXD)}	Transmit data valid delay time	7	7.5	15	

Table 112. Dynamics characteristics: Ethernet MAC signals for MII⁽¹⁾

^{1.} Guaranteed by characterization results.




Figure 57. Ethernet MII timing diagram

6.3.33 JTAG/SWD interface characteristics

Unless otherwise specified, the parameters given in *Table 113* and *Table 114* for JTAG/SWD are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 0x10
- Capacitive load C=30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output characteristics.

57/

DS12556 Rev 2 187/201

Table 113. Dynamics characteristics: JTAG characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F _{pp}		2.7 V <v<sub>DD< 3.6 V</v<sub>	-	-	37	
1/t _{c(TCK)}	T _{CK} clock frequency	1.62 V <v<sub>DD< 3.6 V</v<sub>	-	-	27.5	
ti _{su(TMS)}	TMS input setup time	-	2	-	-	
ti _{h(TMS)}	TMS input hold time	-	1	-	-	MHz
ti _{su(TDI)}	TDI input setup time	-	1.5	-	-	IVI⊓Z
ti _{h(TDI)}	TDI input hold time	-	1	-	-	
	TDO output	2.7 V <v<sub>DD< 3.6 V</v<sub>	-	8	13.5	
t _{ov (TDO)} valid time		1.62 V <v<sub>DD< 3.6 V</v<sub>	-	8	18	
t _{oh(TDO)}	TDO output hold time	-	7	-	-	

^{1.} Guaranteed by characterization results.

Table 114. Dynamics characteristics: SWD characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F _{pp}	01110111	2.7 V <v<sub>DD< 3.6 V</v<sub>	-	-	71	
1/t _{c(SWCLK)}	SWCLK clock frequency	1.62 V <v<sub>DD< 3.6 V</v<sub>	-	-	55.5	
ti _{su(SWDIO)}	SWDIO input setup time	-	2.5	-	-	
ti _{h(SWDIO)}	SWDIO input hold time	-	1	1	1	MHz
•	SWDIO output valid	2.7 V <v<sub>DD< 3.6 V</v<sub>	-	8.5	14	
t _{ov} (SWDIO)	time	1.62 V <v<sub>DD< 3.6 V</v<sub>	-	8.5	18	
t _{oh(SWDIO)}	SWDIO output hold time	-	8	-	-	

^{1.} Guaranteed by characterization results.

188/201 DS12556 Rev 2









Figure 59. SWD timing diagram






DS12556 Rev 2 189/201

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status *are available at www.st.com*. ECOPACK[®] is an ST trademark.

7.1 LQFP100 package information



1. Drawing is not to scale.

57/

Table 115. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data

Compleal		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.



DS12556 Rev 2 191/201





Figure 61. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint

1. Dimensions are expressed in millimeters.

192/201 DS12556 Rev 2

7.2 UFBGA176+25 package information

Figure 62. UFBGA176+25 - 201-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 116. UFBGA176+25 - ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package mechanical data

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	0.600	-	-	0.0236
A1	-	-	0.110	-	-	0.0043
A2	-	0.130	-	-	0.0051	-
A3	-	0.450	-	-	0.0177	-
A4	-	0.320	-	-	0.0126	-
b	0.240	0.290	0.340	0.0094	0.0114	0.0134
D	9.850	10.000	10.150	0.3878	0.3937	0.3996
D1	-	9.100	-	-	0.3583	-
Е	9.850	10.000	10.150	0.3878	0.3937	0.3996
E1	-	9.100	-	-	0.3583	-
е	-	0.650	-	-	0.0256	-
Z	-	0.450	-	-	0.0177	-
ddd	-	-	0.080	-	-	0.0031

DS12556 Rev 2 193/201

Table 116. UFBGA176+25 - ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters			millimeters inches ⁽¹⁾			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
eee	-	-	0.150	-	-	0.0059	
fff	-	-	0.050	-	-	0.0020	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 63. UFBGA176+25 - 201-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package recommended footprint




Table 117. UFBGA 176+25 recommended PCB design rules (0.65 mm pitch BGA)


Dimension	Recommended values
Pitch	0.65 mm
Dpad	0.300 mm
Dsm	0.400 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.300 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm

DS12556 Rev 2 194/201



7.3 TFBGA240+25 package information

Figure 64. TFBGA - 240+25 ball, 14x14 mm, 0.8 mm pitch, fine pitch ball grid array package outline



1. Dimensions are expressed in millimeters.

5//


DS12556 Rev 2 195/201

Table 118. TFBG - 240 +25 ball, 14x14 mm, 0.8 mm pitch, fine pitch ball grid array mechanical data

Symbol	millimeters		inches ⁽¹⁾			
	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.100	-	-	0.0433
A1	0.150	-	-	0.0059	-	-
A2	-	0.760	-	-	0.0299	-
b	0.350	0.400	0.450	0.0138	0.0157	0.0177
D	13.850	14.000	14.150	0.5453	0.5512	0.5571
D1	-	12.800	-	-	0.5039	-
E	13.850	14.000	14.150	0.5453	0.5512	0.5571
E1	-	12.800	-	-	0.5039	-
е	-	0.800	-	-	0.0315	-
F	-	0.600	-	-	0.0236	-
G	-	0.600	-	-	0.0236	-
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 65. TFBGA - 240+25 ball, 14x14 mm 0.8 mm pitch recommended footprint



1. Dimensions are expressed in millimeters.

196/201 DS12556 Rev 2



Table 119. TFBGA - 240+25ball recommended PCB design rules (0.8 mm pitch)

Dimension	Recommended values
Pitch	0.8 mm
Dpad	0.225 mm
Dsm	0.290 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.250 mm
Stencil thickness	0.100 mm



7.4 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in $^{\circ}$ C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 120. Thermal characteristics

Value **Parameter**

Symbol Unit Thermal resistance junction-ambient 45.0 LQFP100 - 14 x 14 mm /0.5 mm pitch Thermal resistance junction-ambient °C/W Θ_{JA} 37.4 UFBGA176+25 - 10 x 10 mm /0.65 mm pitch Thermal resistance junction-ambient 36.6 TFBGA240+25 - 14 x 14 mm / 0.8 mm pitch


7.4.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

198/201 DS12556 Rev 2

8 Ordering information

Table 121. STM32H750xB ordering information scheme



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

577

No character = tray or tube

DS12556 Rev 2 199/201

9 Revision history

Table 122. Document revision history

Date	Revision	Changes
21-May-2018	1	Initial release.
29-Jun-2018 2		Changed datasheet status to "production data". Added description of power-up and power-down phases in Section 3.5.1: Power supply scheme. Updated Table 44: HSI48 oscillator characteristics, Table 45: HSI oscillator characteristics and Table 46: CSI oscillator characteristics.
	2	Renamed <i>Table 48</i> into "PLL characteristics (wide VCO frequency range)" and updated note 2 Added <i>Table 49</i> : PLL characteristics (medium VCO frequency range).
		Updated t _{S_vbat} in <i>Table 91: V_{BAT} monitoring</i> characteristics. Updated <i>Table 95: OPAMP characteristics</i> .

200/201 DS12556 Rev 2

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved



DS12556 Rev 2 201/201