## iC-DL

## 3-CHANNEL DIFFERENTIAL LINE DRIVER

Rev A1, Page 1/9

## FEATURES

- 6 current-limited and short-circuit-proof push-pull drivers
- Differential 3-channel operation selectable
- Integrated impedance adaption for 30 to $140 \Omega$ lines
- Wide power supply range from 4 to 40 V
- 200 mA output current (at VB $=24 \mathrm{~V}$ )
- Low output saturation voltage ( $<0.4 \mathrm{~V}$ at 30 mA )
- Compatible with TIA/EIA standard RS-422
- Tristate switching of outputs enables use in buses
- Short switching times and high slew rates
- Low static power dissipation
- Schmitt trigger inputs with pull-down resistors, TTL and CMOS compatible; voltage-proof up to 40 V
- Thermal shutdown with hysteresis
- Error message trigger input TNER
- Open-drain error output NER, active low with excessive chip temperature and undervoltage at VCC or VB
- Option: Extended temperature range from -40 to $125^{\circ} \mathrm{C}$


## APPLICATIONS

- Line drivers for 24 V control engineering
- Linear scales and encoders
- MR sensor systems


## PACKAGES



QFN28 $5 \times 5 \mathrm{~mm}^{2}$

## BLOCK DIAGRAM



## iC-DL

## 3-CHANNEL DIFFERENTIAL LINE DRIVER

Rev A1, Page 2/9

## DESCRIPTION

iC-DL is a fast line driver with six independent channels and integrated impedance adaptation for 30 to $140 \Omega$ lines.

Channels are paired for differential 3-channel operation by a high signal at the DIFF input, providing differential output signals for the three inputs E1, E3 and E5. All inputs are compatible with CMOS and TTL levels.

The push-pull output stages have a driver power of typically 200 mA from 24 V and are short-circuitproof and current-limited, shutting down with excessive temperature. For bus applications the output stages can be switched to high impedance using input ENA.
iC-DL monitors supply voltages VB and VCC and the chip temperature, switching all output stages to high impedance in the event of error and set NER activ low. In addition, the device also monitors voltage differences at the pins VB1, VB2 and VB3 and generates an error signal if the absolut value exceeds 0.75 V .

The open-drain output NER allows the device to be wired-ORed to the relevant NER error outputs of other iC-DLs. Via input TNER the message outputs of other ICs can be extended to generate system error messages. NER switches to high impedance if supply voltage VCC ceases to be applied.

The device is protected against ESD.

PACKAGES QFN28 $5 \times 5 \mathrm{~mm}^{2}$ JEDEC MO-220-VHHD-1

PIN CONFIGURATION QFN28 $5 \times 5 \mathrm{~mm}^{2}$ (top view)

PIN FUNCTIONS
No. Name Function

| 6 | E5 | Input Channel 5 |
| :--- | :--- | :--- |
| 7 | E6 | Input Channel 6 |
| 8 | VCC | +5V Supply |
| 9 | n.c. |  |
| 10 | TNER | Error Input, low active |
| 11 | NER | Error Output, active low |
| 12 | A6 | Output Channel 6 |
| 13 | GND4 | Ground |
| 14 | VB3 | +4.5 ... 40 V Power Supply |
| 15 | A5 | Output Channel 5 |
| 16 | GND3 | Ground |
| 17 | A4 | Output Channel 4 |
| 18 | VB2 | +4.5 ... 40 V Power Supply |
| 19 | A3 | Output Channel 3 |
| 20 | GND2 | Ground |
| 21 | A2 | Output Channel 2 |
| 22 | VB1 | +4.5 ... 40 V Power Supply |
| 23 | GND1 | Ground |
| 24 | A1 | Output Channel 1 |
| 25 | n.c. |  |
| 26 | ENA | Enable Input, high active |
| 27 | n.c. |  |
| 28 | DIFF | Differential Mode Input, high active |

The pins VB1, VB2 and VB3 must be connected to the same driver supply voltage VB. The pins GND1, GND2, GND3 and GND4 must be connected to GND. To improve heat dissipation, the thermal pad at the bottom of the package should be joined to an extended copper area which must have GND potential.

## iC-DL

3-CHANNEL DIFFERENTIAL LINE DRIVER

Rev A1, Page 3/9

## ABSOLUTE MAXIMUM RATINGS

Beyond these values damage may occur; device operation is not guaranteed.

| ItemNo. | Symbol | Parameter | Conditions | Fig. | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G001 | VCC | Supply Voltage |  |  | 0 | 7 | V |
| G002 | VBx | Driver Supply Voltage VB1, VB2, VB3 |  |  | 0 | 40 | V |
| G003 | V() | Voltage at E1...6, A1...6, DIFF, ENA, TNER |  |  | 0 | 40 | V |
| G004 | I(Ax) | Driver Output Current ( $\mathrm{x}=1 . . .6$ ) |  |  | -800 | 800 | mA |
| G005 | I(Ex) | Input Current Driver E1...E6, Diff, ENA, TNER |  |  | -4 | 4 | mA |
| G006 | V(NER) | Voltage at NER |  |  | 0 | 50 | V |
| G007 | I(NER) | Current in NER |  |  | -4 | 25 | mA |
| G008 | V() | ESD Suceptibility at all pins | MIL-STD-883, Methode 3015, HBM 100 pF discharged through $1.5 \mathrm{k} \Omega$ |  |  | 2 | kV |
| G009 | Tj | Operating Junction Temperature |  |  | -40 | 140 | ${ }^{\circ} \mathrm{C}$ |
| G010 | Ts | Storage Temperature Range |  |  | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |

## THERMAL DATA

Operating Conditions: VB $=4 \ldots 40 \mathrm{~V}, \mathrm{VCC}=4 \ldots 5.5 \mathrm{~V}$

| Item- <br> No. | Symbol | Parameter | Conditions | Fig. | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| T01 | Ta | Operating Ambient Temperature Range <br> (extended range to -40 |  |  | -25 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| T02 | Rthja | Thermal Resistance Chip to Ambient |  |  |  |  |  |  | | surface mounted, thermal pad soldered |
| :--- |
| to approx. $2 \mathrm{~cm}^{2}$ heat sink |

## iC-DL

Rev A1, Page 4/9

## ELECTRICAL CHARACTERISTIC

Operating Conditions: VB1... $3=4 \ldots 40 \mathrm{~V}, \mathrm{VCC}=4 \ldots 5.5 \mathrm{~V}, \mathrm{Tj}=-40 \ldots 140^{\circ} \mathrm{C}$, unless otherwise noted input level lo $=0 \ldots . .0 .45 \mathrm{~V}, \mathrm{hi}=2.4 \mathrm{~V}$... VCC , timing diagram see fig. 1

| ItemNo. | Symbol | Parameter | Conditions | $\begin{aligned} & \hline \hline \mathrm{Tj} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ | Fig. | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General |  |  |  |  |  |  |  |  |  |
| 001 | VBx | Supply Voltage Range (Driver) |  |  |  | 4 |  | 40 | V |
| 002 | I(VBx) | Supply Current in VB1... 3 | A1... $6=10$ |  |  |  |  | 1.5 | mA |
| 003 | I(VBx) | Supply Current in VB1... 3 | A1... $6=\mathrm{hi}$ |  |  |  |  | 3 | mA |
| 004 | I(VBx) | Supply Current in VB1, Outputs A1... 2 Tri-State | $\begin{aligned} & \mathrm{ENA}=\mathrm{Io}, \\ & \mathrm{~V}(\mathrm{~A} 1 \ldots 2)=-0.3 \ldots(\mathrm{VB}+0.3 \mathrm{~V}) \end{aligned}$ |  |  |  |  | 1.2 | mA |
| 005 | I(VBx) | Supply Current in VB2...3, Outputs A3 ... 6 Tri-State | $\begin{aligned} & \mathrm{ENA}=10, \\ & \mathrm{~V}(\mathrm{~A} 2 \ldots 6)=-0.3 \ldots(\mathrm{VB}+0.3 \mathrm{~V}) \end{aligned}$ |  |  |  |  | 1 | mA |
| 006 | IO(Ax) | Output Leakage Current | $\mathrm{ENA}=10, \mathrm{~V}(\mathrm{Ax})=0 \ldots \mathrm{VB}$ |  |  | -20 |  | 20 | $\mu \mathrm{A}$ |
| 007 | VCC | Supply Voltage Range (Logic) |  |  |  | 4 |  | 5.5 | V |
| 008 | I(VCC) | Supply Current in VCC | ENA $=$ hi, $\mathrm{Ax}=\mathrm{lo}$ |  |  |  | 5 | 10 | mA |
| 009 | I(VCC) | Supply Current in VCC | ENA $=$ hi, $\mathrm{Ax}=\mathrm{hi}$ |  |  |  | 1.5 | 5 | mA |
| 010 | Vc() lo | Clamp Voltage low at pins VB1...3, A1...6, E1...6, DIFF, ENA TNER, NER, VCC | 1()$=-10 \mathrm{~mA}$, all other pins open |  |  | -1.2 |  | -0.4 | V |
| 011 | Vc()hi | Clamp Voltage high at Vcc | 1()$=10 \mathrm{~mA}$ |  |  | 5.6 |  | 7 | V |
| 012 | Vc() hi | Clamp Voltage high at pins VB1...3, A1...6, E1...6, DIFF, ENA TNER, NER, VCC | 1()$=1 \mathrm{~mA}$, all other pins open |  |  | 45 |  | 64 | V |
| 013 | I(VBx) | Supply Current in VB1... 3 | $E N A=h i, f(E 1 . . .6)=1 \mathrm{MHz}$ |  |  |  | 3 | 10 | mA |
| Driver Outputs A1...6, Low-Side-action ( $\mathrm{x}=1 . . .6$ ) |  |  |  |  |  |  |  |  |  |
| 101 | $\mathrm{Vs}(\mathrm{Ax}) \mathrm{lo}$ | Saturation Voltage low | $1(A x)=10 \mathrm{~mA}, \mathrm{Ax}=$ low |  |  |  |  | 0.2 | V |
| 102 | $\mathrm{Vs}(\mathrm{Ax}) \mathrm{lo}$ | Saturation Voltage low | $1(A x)=30 \mathrm{~mA}, \mathrm{Ax}=\mathrm{low}$ |  |  |  |  | 0.4 | V |
| 103 | $\mathrm{lsc}(\mathrm{Ax}) \mathrm{lo}$ | Short circuit current low | $\mathrm{V}(\mathrm{Ax})=1.5 \mathrm{~V}$ |  |  | 40 | 60 | 90 | mA |
| 104 | $\operatorname{lsc}(A x) 10$ | Short circuit current low | $\mathrm{V}(\mathrm{Ax})=\mathrm{VB}, \mathrm{Ax}=$ low |  |  |  |  | 800 | mA |
| 105 | Rout(Ax) | Output resistance | $\mathrm{VB}=10 \ldots 40 \mathrm{~V}, \mathrm{~V}(\mathrm{Ax})=0.5$ * VB |  |  | 40 | 75 | 100 | $\Omega$ |
| 106 | SR(Ax)lo | Slew Rate low | $\mathrm{VB}=40 \mathrm{~V}, \mathrm{Cl}(\mathrm{Ax})=100 \mathrm{pF}$ |  |  | 200 | 600 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| 107 | $\mathrm{Vc}(\mathrm{Ax}) \mathrm{lo}$ | Free Wheel Clamp Voltage low | $1(A x)=-100 \mathrm{~mA}$ |  |  | -1.3 |  | -0.5 | V |
| Driver Outputs A1...6, High-Side-action ( $\mathrm{x}=1 . . .6$ ) |  |  |  |  |  |  |  |  |  |
| 201 | Vs(Ax)hi | Saturation Voltage high | $\begin{aligned} & \mathrm{Vs}(\mathrm{Ax}) \mathrm{hi}=\mathrm{VB}-\mathrm{V}(\mathrm{Ax}), \\ & \mathrm{I}(\mathrm{Ax})=-10 \mathrm{~mA} \end{aligned}$ |  |  |  |  | 0.2 | V |
| 202 | Vs(Ax)hi | Saturation Voltage high | $\begin{aligned} & \mathrm{Vs}(A x) h i=V B-V(A x), \\ & I(A x)=-30 m A, A x=h i \end{aligned}$ |  |  |  |  | 0.4 | V |
| 203 | $\operatorname{lsc}(\mathrm{Ax}) \mathrm{hi}$ | Short circuit current high | $\mathrm{V}(\mathrm{Ax})=\mathrm{VB}-1.5 \mathrm{~V}, \mathrm{Ax}=\mathrm{hi}$ |  |  | -90 | -60 | -40 | mA |
| 204 | $\operatorname{lsc}(A x) h i$ | Short circuit current high | $\mathrm{V}(\mathrm{Ax})=0 \mathrm{~V}, \mathrm{Ax}=\mathrm{hi}$ |  |  | -800 |  |  | mA |
| 205 | Rout(Ax) | Output resistance | $\mathrm{VB}=10 \ldots 40 \mathrm{~V}, \mathrm{~V}(\mathrm{Ax})=0.5$ * VB |  |  | 40 | 75 | 100 | $\Omega$ |
| 206 | SR(Ax) hi | Slew Rate high | $\mathrm{VB}=40 \mathrm{~V}, \mathrm{Cl}(\mathrm{Ax})=100 \mathrm{pF}$ |  |  | 200 | 400 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| 207 | $\mathrm{Vc}(\mathrm{Ax}) \mathrm{hi}$ | Free Wheel Clamp Voltage high | $\begin{aligned} & I(A x)=100 \mathrm{~mA}, \\ & V B=V C C=G N D \end{aligned}$ |  |  | 0.5 |  | 1.3 | V |
| Inputs E1...6, DIFF, ENA, TNER |  |  |  |  |  |  |  |  |  |
| 601 | Vt () hi | Threshold Voltage high |  |  |  |  |  | 2 | V |
| 602 | Vt ()lo | Threshold Voltage low |  |  |  | 0.8 |  |  | V |
| 603 | Vt()hys | Input Hysteresis | Vt() $\mathrm{hys}=\mathrm{Vt}($ ) hi Vt() lo |  |  | 200 | 400 | 800 | mV |
| 604 | Ipd() | Pull-Down-Current | V()$=0.8 \mathrm{~V}$ |  |  | 10 |  | 80 | $\mu \mathrm{A}$ |
| 605 | lpd() | Pull-Down-Current | V()$\leq 40 \mathrm{~V}$ |  |  |  |  | 160 | $\mu \mathrm{A}$ |
| Supply Voltage Control VB |  |  |  |  |  |  |  |  |  |
| 701 | VBon | Threshold Value at VB1 for Undervoltage Detection on (NER $\Rightarrow$ low) | $\begin{aligned} & \mid \text { VB1 - VB2\| \& \|VB2 - VB3\| \& } \\ & \mid \text { VB1 }- \text { VB3 } \mid<0.75 \text { V } \end{aligned}$ |  |  |  |  | 3.95 | V |
| 702 | VBoff | Threshold Value at VB1 for Undervoltage Detection off (NER $\Rightarrow$ high) | $\begin{aligned} & \mid \text { VB1 - VB2 }\|\&\| \text { VB2 - VB3 } \mid \& \\ & \mid \text { VB1 }- \text { VB3 } \mid<0.75 \text { V } \end{aligned}$ |  |  | 3 |  |  | V |

## iC-DL

## 3-CHANNEL DIFFERENTIAL LINE DRIVER

Rev A1, Page 5/9

## ELECTRICAL CHARACTERISTIC

Operating Conditions: VB1 ... $3=4 \ldots 40 \mathrm{~V}, \mathrm{VCC}=4 \ldots 5.5 \mathrm{~V}, \mathrm{Tj}=-40 \ldots 140^{\circ} \mathrm{C}$, unless otherwise noted input level $\mathrm{lo}=0 \ldots 0.45 \mathrm{~V}$, hi $=2.4 \mathrm{~V} . . . \mathrm{VCC}$, timing diagram see fig. 1

| ItemNo. | Symbol | Parameter | Conditions | $\begin{aligned} & \hline \hline \mathrm{Tj} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ | Fig. | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 703 | VBhys | Hysteresis | VBhys = VBon - VBoff |  |  | 150 | 250 |  | mV |
| Supply Voltage Difference Control VB1... 3 |  |  |  |  |  |  |  |  |  |
| 801 | $\Delta \mathrm{V}(\mathrm{VBx})$ | Threshold Condition for Supply Voltage Difference between VB1, VB2 and VB3 | $\begin{aligned} & \Delta \mathrm{V}(\mathrm{VBx})=\mathrm{MAX}(\|\mathrm{VB} 1-\mathrm{VB} 2\|, \\ & \|\mathrm{VB2}-\mathrm{VB3}\|,\|\mathrm{VB} 1-\mathrm{VB3}\|) \\ & \mathrm{NER} \Rightarrow \text { low } \end{aligned}$ |  |  |  |  | 0.75 | V |
| Supply Voltage Control VCC |  |  |  |  |  |  |  |  |  |
| 901 | VCCon | Threshold Value at VCC for Undervoltage Detection on | NER $\Rightarrow$ Iow |  |  |  |  | 3.95 | V |
| 902 | VCCoff | Threshold Value at VCC for Undervoltage Detection off | NER $\Rightarrow$ high |  |  | 3 |  |  | V |
| 903 | VCChys | Hysteresis | VCChys = VCCon - VCCoff |  |  | 250 | 600 |  | mV |
| Temperatur Control |  |  |  |  |  |  |  |  |  |
| A01 | Toff | Thermal Shutdown Threshold |  |  |  | 145 |  | 175 | ${ }^{\circ} \mathrm{C}$ |
| A02 | Ton | Thermal Lock-on Threshold |  |  |  | 130 |  | 165 | ${ }^{\circ} \mathrm{C}$ |
| A03 | Thys | Thermal Shotdown Hysteresis | Thys = Ton - Toff |  |  |  | 12 |  | ${ }^{\circ} \mathrm{C}$ |
| Error Output NER |  |  |  |  |  |  |  |  |  |
| B01 | Vs() | Saturation Voltage low at NER | $1(N E R)=5 \mathrm{~mA}, \mathrm{NER} \mathrm{=} 10$ |  |  |  |  | 0.4 | V |
| B02 | Isc() | Short Circuit Current low at NER | $\mathrm{V}(\mathrm{NER})=2 \ldots .40 \mathrm{~V}, \mathrm{NER}=10$ |  |  |  | 12 | 20 | mA |
| B03 | IO() | Leakage Current at NER | $\mathrm{V}(\mathrm{NER})=0 \mathrm{~V} . . . \mathrm{VB}$, NER $=\mathrm{hi}$ |  |  | -10 |  | 10 | $\mu \mathrm{A}$ |
| B04 | VCC | Supply Voltage for NER function | $\begin{aligned} & \mathrm{l}(\mathrm{NER})=5 \mathrm{~mA}, \mathrm{NER} \mathrm{=} \mathrm{lo}, \\ & \mathrm{Vs}(\mathrm{NER})<0.4 \mathrm{~V} \end{aligned}$ |  |  | 2.6 |  |  | V |
| Time Delays |  |  |  |  |  |  |  |  |  |
| 101 | tplh(E-A) | Propagation Delay Ex $\Rightarrow A x$ | DIFF $=1 \mathrm{l}, \mathrm{Cl}()=100 \mathrm{pF}$ |  | 1 |  | 100 | 400 | ns |
| 102 | tphl(E-A) | Propagation Delay Ex $\Rightarrow A x$ | DIFF $=10, \mathrm{Cl}()=100 \mathrm{pF}$ |  | 1 |  | 100 | 200 | ns |
| 103 | $\Delta \operatorname{tplh}(\mathrm{Ax})$ | Delay Skew $\|\mathrm{A} 1 \Rightarrow \mathrm{~A} 2\|,\|\mathrm{A} 3 \Rightarrow \mathrm{~A} 4\|,\|\mathrm{A} 5 \Rightarrow \mathrm{~A} 6\|$ | DIFF $=$ hi, Cl()$=100 \mathrm{pF}$ |  | 1 |  | 30 | 100 | ns |
| 104 | $\Delta \operatorname{tphl}(\mathrm{Ax})$ | Delay Skew $\|A 1 \Rightarrow A 2\|,\|A 3 \Rightarrow A 4\|,\|A 5 \Rightarrow A 6\|$ | DIFF $=$ hi, Cl()$=100 \mathrm{pF}$ |  | 1 |  | 30 | 100 | ns |
| 105 | tplh(ENA) | Propagation Delay ENA $\Rightarrow A x$ | $\begin{aligned} & \mathrm{Ex}=\mathrm{hi}, \mathrm{DIFF}=\mathrm{Io}, \mathrm{Cl}()=100 \mathrm{pF}, \\ & \mathrm{RI}(\mathrm{Ax}, \mathrm{GND})=5 \mathrm{k} \Omega \end{aligned}$ |  | 1 |  | 130 | 300 | ns |
| 106 | tplh(ENA) | Propagation Delay ENA $\Rightarrow A x$ | $\begin{aligned} & \mathrm{Ex}=\mathrm{Io}, \mathrm{DIFF}=\mathrm{lo}, \mathrm{Cl}()=100 \mathrm{pF}, \\ & \mathrm{RI}(\mathrm{VB}, \mathrm{Ax})=100 \mathrm{k} \Omega \end{aligned}$ |  | 1 |  | 100 | 200 | ns |
| 107 | tphl(ENA) | Propagation Delay ENA $\Rightarrow$ Ax | $\begin{aligned} & \mathrm{Ex}=\mathrm{lo}, \mathrm{DIFF}=\mathrm{lo}, \\ & \operatorname{RI}(\mathrm{VB}, \mathrm{Ax})=5 \mathrm{k} \Omega \end{aligned}$ |  | 1 |  | 200 | 500 | ns |
| 108 | tphl(ENA) | Propagation Delay ENA $\Rightarrow A x$ | $\begin{aligned} & \mathrm{Ex}=\mathrm{hi}, \mathrm{DIFF}=\mathrm{lo}, \\ & \mathrm{RI}(\mathrm{Ax}, \mathrm{GND})=5 \mathrm{k} \Omega \end{aligned}$ |  | 1 |  | 250 | 500 | ns |
| 109 | tphl(DIFF) | Propagation Delay DIFF $\Rightarrow$ A2, A4, A6 | $\mathrm{E} 1, \mathrm{E} 3, \mathrm{E} 5=\mathrm{hi}, \mathrm{Cl}()=100 \mathrm{pF}$ |  | 1 |  | 100 | 250 | ns |
| 110 | tplh(DIFF) | Propagation Delay DIFF $\Rightarrow$ A2, A4, A6 | $\mathrm{E} 1, \mathrm{E} 3, \mathrm{E} 5=\mathrm{lo}, \mathrm{Cl}()=100 \mathrm{pF}$ |  | 1 |  | 130 | 400 | ns |
| 111 | tplh(TNER) | Propagation Delay TNER $\Rightarrow$ NER | $\mathrm{Rl}(\mathrm{VB}, \mathrm{NER})=5 \mathrm{k} \Omega, \mathrm{Cl}()=100 \mathrm{pF}$ |  | 1 |  | 0.5 | 2 | $\mu \mathrm{s}$ |



Figure 1: Reference levels for delays

## iC-DL

## DESCRIPTION

Line drivers for control engineering couple TTL- or CMOS-compatible digital signals with 24 V systems via cables. The maximum permissible signal frequency is dependent on the capacitive load of the outputs (cable length) or, more specifically, the power dissipation in iC-DL resulting from this. To avoid possible short circuiting the drivers are current-limited and shutdown with excessive temperature.

When the output is open the maximum output voltage corresponds to supply voltage VB (with the exception of any saturation voltages). Figure 2 gives the typical DC output characteristic of a driver as a function of the load. The differential output resistance is typically $75 \Omega$ over a wide voltage range.


Figure 2: Load dependence of the output voltage (High-side stage)

Each open-circuited input is set to low by an internal pull-down current source; an additional connection to GND increases the device's immunity to interference. The inputs are TTL- and CMOS-compatible. Due to their high input voltage range, the inputs can also be set to high-level by applying VCC or VB.

## LINE EFFECTS

In PLC systems data transmission using 24 V signals usually occurs without a matched line termination. A mismatched line termination generates reflections which travel back and forth if there is also no line adaptation on the driver side of the device. With rapid pulse trains transmission is disrupted. In iC-DL, however, further reflection of back travelling signals is prevented by an integrated impedance network, as shown
in Figure 3.


Figure 3: Reflections caused by a mismatched line termination

During a pulse transmission the amplitude at the iCDL output initially only increases to half the value of supply voltage VB as the internal driver resistance and characteristic line impedance form a voltage divider. A wave with this amplitude is coupled into the line and experiences after a delay a total reflection at the highimpedance end of the line. At this position, the reflected wave superimposes with the transmitted wave and generates a signal with the double wave amplitude at the receiving device.


Figure 4: Pulse transmission and transit times

After a further delay, the reflected wave also increases the driver output to the full voltage swing. iC-DL's integrated impedance adapter prevents any further reflection and the achieved voltage is maintained along and at the termination of the line.

A mismatch between iC-DL and the transmission line influences the level of the signal wave first coupled into the line, resulting in reflections at the beginning of the line. The output signal may then have a number of graduations. Voltage peaks beyond VB or below GND are capped by integrated diodes. By this way, transmisssion lines with a characteristic impedance between 30 and $140 \Omega$ permit proper operation.

## iC-DL

Rev A1, Page 7/9

## PRINTED CIRCUIT BOARD LAYOUT

The thermal pad at the bottom of the package improves thermal dissipation. The board layout has to be designed so that an appropriate number of copper vias below the thermal pad area form a good conductive path to the reverse of the board where a blank copper surface of sufficient size (approx. $2 \mathrm{~cm}^{2}$ ) carries off
heat. The thermal pad is to be soldered to the board and must be connected to GND.

To smooth the local IC supply VCC and VBx, blocking capacitors must be connected directly to these pins and to GND.

## DEMO BOARD

iC-DL is in a QFN28 package and comes with a demo the wiring and the top of the demo board. board for test purposes. Figures 5 and 6 show both


Figure 5: Circuit diagram of the demo board

## iC-DL



Figure 6: Demo board (component side)

## iC-DL

Rev A1, Page 9/9

## ORDERING INFORMATION

| Type | Package | Order Designation |
| :--- | :--- | :--- |
| iC-DL | QFN28 $5 \times 5 \mathrm{~mm}^{2}$ | iC-DL QFN28 |
| DL-Demo-Board |  | DL1D DEMO |

For information about prices, terms of delivery, other packaging options etc. please contact:
iC-Haus GmbH
Am Kuemmerling 18
D-55294 Bodenheim
GERMANY

Tel +49(61 35) 92 92-0
Fax +49 (61 35) 92 92-192
Web: http://www.ichaus.com
E-Mail: sales@ichaus.com

